

KAKATIYA INSTITUTE OF TECHNOLOGY & SCIENCE

Opp : Yerragattu Gutta, Hasanparthy (Mandal), WARANGAL - 506 015, Telangana, INDIA. काकतीय प्रद्योगिकी एवं विज्ञान संस्थान, वरंगल - ५०६ ०१५ तेलंगाना, भारत కాకతీయ సాంకేతిక విజ్జాన శాస్త్ర విద్యాలయం, వరంగల్ - గండి రింగ కెలంగాణ, భారతపేశము

(An Autonomous Institute under Kakatiya University, Warangal)

SW (Approved by AICTE, New Delhi; Recognised by UGC under 2(f) & 12(B); Sponsored by EKASILA EDUCATION SOCIETY)

E-mail: principal@kitsw.ac.in

DEPARTMENT OF ELECTRONICS & COMMUNICATION ENGINEERING

No. KITS/ECED/UG-B.Tech.(ECI)/BoS-ECI (Internal)/MoM/2022

Date: 03.02.2022

Minutes of BoS-ECI Meeting

Date: 03.02.2022 Time: 4:00PM

Agenda:

- 1. Approval of Modifications made in Scheme & Syllabi of B. Tech. (ECI) IV, V & VI Semester courses under URR-18, for courses with Course codes - U18CI406, U18CI504, U18CI606 & U18CI609.
- 2. Any other item with the permission of chair

Members Present:

Internal BoS meeting was conducted on 03.02.2022, from 4:00 pm to 4:30 pm in Digital Communication laboratory of ECE department to review & incorporate modifications in the existing Scheme & Syllabi of Courses of B. Tech. (ECI) - IV, V & VI Semester under URR-18, Courses titled U18CI406 - Microprocessors Microcontrollers, U18CI504 - Embedded System Design, U18CI606 - Artificial Intelligence and Machine Learning and U18CI609 - Embedded Networking and Applications laboratory. The following members were present during the Internal BoS meeting and offered valuable suggestions in this regard.

S. No.	Name of the Member	Designation	Position in BoS	Signature
1. Dr	r. M. Raju	Assoc. Professor & HoD, ECED, KITSW	Chairperson, BoS	Megri.
2. Di	r. M. Raghu Ram	Programme Head - ECI & HoD, EIED, KITSW	Member	Rof.
-3	rof. K. Ashoka eddy	Senior Professor of ECED, KITSW	Member	percy
4. Pr	rof. M. Sreelatha	Senior Professor of EIED, KITSW	Member	Sreelatha
7	rof. G. Ragotham eddy	Professor of ECED, KITSW	Member	Inhila
6. Pr	rof. K. Sivani	Professor of EIED, KITSW	Co-OptedMember-1	Sheran
7	rof. K. Venu Iadhav	Professor of EIED, KITSW	Co-OptedMember-2	2 Sung
8. D	r. V. Raju	Asst. Prof. of ECED, KITSW	Co-OptedMember-3	(W)
9. Pr	rof. B. Rama Devi	Professor of ECED, KITSW	Special Invitee	Devol
10. Sr	ri E. Suresh	Assoc. Prof. of ECED, KITSW	Special Invitee	3 8m
11. Sr	ri O. Anjaneyulu	Assoc. Prof. of EIED, KITSW	Special Invitee	A-24
12. D	Dr. K. Srinivas	Asst. Prof. of EIED, KITSW	Special Invitee	By

Resolutions:

- 1. Dr. M. Raju, *HoD-ECE & Chairperson BoS-ECI* welcomed all the internal members to the BoS-ECI meeting.
- 2. Chairperson BoS ECI briefed the agenda points to be discussed during the meeting.
- 3. All the Internal members of BoS-ECI participated in the meeting and offered their valuable suggestions on:
 - (i) Modifications to be made in Scheme & Syllabi of B. Tech. (ECI) IV, V & VI Semester courses under URR-18, for courses with Course codes U18CI406, U18CI504, U18CI606 & U18CI609.
 - (ii) Modifications to be made in Course codes of B. Tech. (ECI) IV & V semester courses under URR-18, for courses with Course codes U18CI406 & U18CI504.
- 4. As per Internal BoS members' suggestions, the modifications were incorporated in the scheme & syllabi and the same are tabulated below:

S. No.	Course Code	Course Name	Suggestions made by the BoS members	Remarks
V SEM	ESTER:			
1.	U18CI406	Microprocessors Microcontrollers	To change the course code (as suggested by Exam branch authorities, keeping in view of Exam automation system requirements)	Incorporated the suggested modifications in Scheme & Syllabus Modification made: 1. Course code of
			To change the Title & Syllabus appropriately	U18CI406 is changed to U18CI410 2. Course title is changed as "Microprocessor Systems and Interfacing" and the Syllabus is modified accordingly
V SEM				T 1.1
3.	U18CI504	Embedded System Design	 To change the course code (as suggested by Exam branch authorities, keeping in view of Exam automation system requirements) To change the Title & Syllabus appropriately, by giving required 	Incorporated the suggested modifications in Scheme & Syllabus Modification made: 1. Course code of U18CI504 is changed to U18CI509 2. Course title is

			Weightage to Microcontrollers and Embedded systems applications	changed as "Microcontrollers and Embedded Systems" and the Syllabus is modified accordingly
VI SEM		Artificial	 To change the Syllabus 	Incorporated the
4.	U18CI606	Artificial Intelligence and Machine Learning	appropriately, by giving required Weightage to sequence of flow in course content	suggested modifications Syllabus Modification made: Syllabus of U18CI606 is modified accordingly
5.	U18CI609	Embedded Networking and Applications Laboratory	To change the Title & Syllabus appropriately, by giving required Weightage to IoT based sensors applications & Sensor data acquisition	Incorporated the suggested modifications in Scheme & Syllabus Modification made: Title of U18CI609 is changed as "IoT and Data Acquisition Laboratory" and the Syllabus is modified accordingly

The meeting was adjourned at 4:30pm.

Sd/-

Regards:

Dr. M. Raju

Chairperson, BoS-ECI, KITSW & Assoc. Prof. & Head, Department of ECE, Kakatiya Institute of Technology & Science(KITSW), Yerragattu Hillock, Bheemaram, Warangal, Telangana, India-506015.

Email: hod.ece@kitsw.ac.in



KAKATIYA INSTITUTE OF TECHNOLOGY & SCIENCE

Opp : Yerragattu Gutta, Hasanparthy (Mandal), WARANGAL - 506 015, Telangana, INDIA. काकतीय प्रद्योगिकी एवं विज्ञान संस्थान, वरंगल - ५०६ ०१५ तेलंगाना, भारत కాకతీయ సాంకేతిక విజ్ఞాన శాస్త్ర విద్యాలయం, జరంగల్ - గండ్ రింగ శెలంగాణ, భారకదేశము

(An Autonomous Institute under Kakatiya University, Warangal) (Approved by AICTE, New Delhi; Recognised by UGC under 2(f) & 12(8); Sponsored by EKASILA EDUCATION SOCIETY)

E-mail: principal@kitsw.ac.in

DEPARTMENT OF ELECTRONICS & COMMUNICATION ENGINEERING

Minutes of BoS-ECI Meeting

Date: 03.02.2022 Time: 4:00PM

Agenda:

- 1. Approval of Modifications made in Scheme & Syllabi of B. Tech. (ECI) IV, V & VI Semester courses under URR-18, for courses with Course codes - U18CI406, U18CI504, U18CI606 & U18CI609.
- 2. Any other item with the permission of chair

Members Present:

Internal BoS meeting was conducted on 03.02.2022, from 4:00 pm to 4:30 pm in Digital Communication laboratory of ECE department to review & incorporate modifications in the existing Scheme & Syllabi of Courses of B. Tech. (ECI) – IV, V & VI Semester under URR-18, Courses titled U18CI406 - Microprocessors Microcontrollers, U18CI504 - Embedded System Design, U18CI606 - Artificial Intelligence and Machine Learning and U18CI609 - Embedded Networking and Applications laboratory. The following members were present during the Internal BoS meeting and offered valuable suggestions in this regard.

S. No.	Member 1. Dr. M. Raiu Assoc. Professor & H.		Position in BoS	Signature
1.	Dr. M. Raju	Assoc. Professor & HoD, ECED, KITSW	Chairperson, BoS	Whom:
2.	Dr. M. Raghu Ram	Programme Head - ECI & HoD, EIED, KITSW	Member	Refer
3.	Prof. K. Ashoka Reddy	Senior Professor of ECED, KITSW	Member	1811/11
4.	Prof. M. Sreelatha	Senior Professor of EIED, KITSW	Member	M. Carelat
5.	Prof. G. Ragotham Reddy	Professor of ECED, KITSW	Member	Shur
6.	Prof. K. Sivani	Professor of EIED, KITSW	Co-OptedMember-1	la ou eu
7.	Prof. K. Venu Madhav	Professor of EIED, KITSW	Co-OptedMember-2	K. Green
8.	Dr. V. Raju	Asst. Prof. of ECED, KITSW	Co-OptedMember-3	TO TO
7.	Prof. B. Rama Devi	Professor of ECED, KITSW	Special Invitee	Den'lles
10.	Sri E. Suresh	Assoc. Prof. of ECED, KITSW	Special Invitee	72
11.	Sri O. Anjaneyulu	Assoc. Prof. of EIED, KITSW	Special Invitee	Bi
12.	Dr. K. Srinivas	Asst. Prof. of EIED, KITSW	Special Invitee	. 1

Resolutions:

- 1. Dr. M. Raju, *HoD-ECE & Chairperson BoS-ECI* welcomed all the internal members to the BoS-ECI meeting.
- 2. Chairperson BoS ECI briefed the agenda points to be discussed during the meeting.
- 3. All the Internal members of BoS-ECI participated in the meeting and offered their valuable suggestions on:
 - (i) Modifications to be made in Scheme & Syllabi of B. Tech. (ECI) IV, V & VI Semester courses under URR-18, for courses with Course codes U18CI406, U18CI504 & U18CI609.
- 4. As per Internal BoS members' suggestions, the modifications were incorporated in the scheme & syllabi and the same are tabulated below:

S. No.	Course Code	Course Name	Suggestions made by the BoS members	Remarks
1.	U18CI406	Microprocessors Microcontrollers	Change the Title & Syllabus appropriately	Incorporated the suggested modifications in Scheme & Syllabus Modification made: Title of U18CI406 is changed as "Microprocessor Systems and Interfacing" and Syllabus modified accordingly
V SEMES				13.61)
2.	U18CI504 STER:	Embedded System Design	Change the Title & Syllabus appropriately, by giving required Weightage to Microcontrollers and Embedded systems applications	Incorporated the suggested modifications in Scheme & Syllabus Modification made: Title of U18CI504 is changed as "Microcontrollers and Embedded Systems" and Syllabus modified accordingly
3.	U18CI606	Artificial	Characteristics	
	25 22000	Intelligence and Machine Learning	Change the Syllabus appropriately, by giving required Weightage to sequence of flow in course content	Incorporated the suggested modifications Syllabus Modification made: Syllabus modified

4.	U18CI609	Embodd		accordingly
4.	U18CI609	Embedded Networking and Applications Laboratory	Change the Title & Syllabus appropriately, by giving required Weightage to IoT based sensors applications & Sensor data acquisition	Incorporated the suggested modifications in Scheme & Syllabus Modification made: Title of U18CI609 is changed as "IoT and Data Acquisition Laboratory" and Syllabus modified accordingly

The meeting was adjourned at 4:30pm.

Sd/-

Regards:

Dr. M. Raju

Chairperson, BoS-ECI, KITSW & Assoc. Prof. & Head, Department of ECE, Kakatiya Institute of Technology & Science(KITSW), Yerragattu Hillock, Bheemaram, Warangal, Telangana, India-506015.

Email: hod.ece@kitsw.ac.in

U18CI406 MICROPROCESSOR SYSTEMS AND INTERFACING

Class: B.Tech. IV-Semester

Branch: Electronics Communication &Instrumentation Engg. (ECI)

Teaching Scheme:

L	T	P	C
3	_	_	3

Examination Scheme:

C	
Continuous Internal Evaluation	40 marks
End Semester Examination	
	60 marks

Course Learning Objectives(LOs):

This course will develop students' knowledge on /in...

LO1: architectural features of 8086 microprocessor

LO2: programming concepts of 8086 microprocessor

LO3: interfacing of peripheral devices to 8086 through 8255 (PPI), 8257 (DMA), 8259 (PIC)

LO4: serial data communication types and RS232 &IEEE 488 bus standards

UNIT-I (9)

Introduction to Microprocessors - Evolution, Overview of 8085 MPU architecture 8086 Family Architecture: Organization of 8086 CPU, Concept of memory segmentation, Segment registers, Physical and Logical addressing, Addressing modes, Instruction formats, Instruction set

UNIT-II (9)

Assembly Language Programming: Assembler directives, Simple programming of 8086, Arithmetic, Logical and Data processing programs; Implementation of control loops, Structures, Strings, Procedures, Macros

Pin configuration, Minimum / Maximum modes, Timing diagrams, Delay subroutines

UNIT-III (9)

Interfacing with 8086: 8086 Interrupts, Interrupt service routines, Priority interrupt controller 8259, Programmable peripheral interface 8255, Interfacing of switches, Keyboards, LEDs, Stepper motor, ADCs and DACs

UNIT-IV (9)

DMA Controller 8257, Programmable Timer/Counter 8254

Serial Data Communication through 8086: Types of serial communication, Synchronous and Asynchronous communication, Serial data communication through USART 8251, Serial data communication standards, RS-232, IEEE 488 Bus (GPIB)

enter, for-tra)

Text Books:

- [1] D.V.Hall, Microprocessors and Interfacing: Programming & Hardware, 2nd ed. New Delhi: Tata McGraw Hill, 1992. (Chapters 3 to 10)
- Yuchang Liu and Glen A. Gibson, Microcomputer Systems The 8086/8088 Family Architecture, Programming and Design, 2nd ed.New Delhi: PHI, 1995. (Chapters 2 to 11)

Reference Books:

- [1] Ramesh Gaonkar, Microprocessor Architecture, Programming and Applications with the 8085, 6th ed. Mumbai: Penram International Publishing (I) Pvt. Ltd., 2013.
- Kenneth J. Ayala, Ayala Kenneth, The 8086 Microprocessor: Programming and Interfacing the PC, Minnesota: West Publishing Company, 1994.
- Barry B. Brey, The Intel Microprocessors: Architecture, Programming and Interfacing, 2nd ed. New Delhi: PHI, 1998.

Course Learning Outcomes(COs):

On completion of this course, students will be able to...

discuss architectural and programming features of 8086 CO1: CO2:

develop assembly language programs (ALPs) to solve data processing problems CO3:

design hardware circuits for interfacing of i/o devices with 8086 up through PPI/PIC CO4:

utilize serial communication standards USART&RS232 and IEEE 488 bus standards for data transfer

	Articulation Ma	PO	PO	PO	PO	no	DO			EIVIS .	AND	INTE	KFA	LING	
CO1		1	2	3	4	PO 5	PO 6	PO 7	PO 8	PO 9	PO 10	PO 11	PO 12	PSO	PSC
	U18CI406.1	1	1	1	-	-	-	_	_	_	-	- 11	2	2	2
CO2	U18CI406.2	1	2	2	_	1	_	_	_				2	2	2
CO3	U18CI406.3	1	2	2	4	1					-	-	2	2	1 2
CO4	U18CI406.4	1	2	2			-	-	-		-	-	2	2	2
U1	18CI406	1	1.75	1 75	-	-	-	-			-	-	2	2	2
		1	1./5	1.75	-	1	-	-	-		- 27	-	2	2	2

Signatures of Internal BOS Members:

(Dr. M. Raju)

Chairperson, BoS, ECI

(Dr. M. Raghuram) Member, BoS, ECI

LACTED ! (Dr. K. Ashoka Reddy)

Member, BoS, ECI

(Dr. K. Sivani)

Member, BoS, ECI

(Dr. K. Venu Madhav)

Member, BoS, ECI

V. Raju)

Member, BoS, ECI

(Sri E. Suresh)

Member, BoS, ECI

(Dr. K. Srinivas) Member, BoS, ECI (Prof. M. Gree latha Member, Bors-ter

(Dr. G. Raghotham Reddy) Member, BoS, ECI

> (Prof. B. Rama Devi) Member, BoS, ECI

> > (or o. Anganeign (Dr. K. Srinivas)

Member, BoS, ECI

U18CI504 MICROCONTROLLERS AND EMBEDDED SYSTEMS

Class: B.Tech. VI - Semester

Branch: Electronics Communication & Instrumentation Engineering (ECI)

Teaching Scheme:

L	T	P	C
3	i .	- 1	3

Examination Scheme:

Continuous Internal Evaluation	40 marks	
End Semester Examination	60 marks	9

Course Learning Objectives (LOs):

This course will develop students' knowledge on /in...

LO1: architecture, interrupts and addressing modes of 8051

LO2: hardware and software for interfacing keyboards, display and data converters with 8051

LO3: the issues related to overall design issues related to hardware and software of an embedded system and programming in "Embedded C"

LO4: basic functions of OS, multiprocessing and multitasking, task scheduling, synchronization and choosing the proper RTOS for an embedded system development

<u>UNIT-I</u> (9)

Overview of 8051 Microcontroller, 8051 Architecture, Hardware units of 8051, Memory organization, I/O ports, Timers and counters, Serial data input and output, Interrupts of 8051, 8051 Assembly language programming concepts, Addressing modes

<u>UNIT - II</u> (9)

Programming model, Instruction set of 8051 and programming, Microcontroller interfacing with keyboard & display Units (LED and LCD), Interfacing of DAC and ADC, Serial data communication, Use of interrupts & service routines

<u>UNIT - III</u> (9)

Embedded System: Introduction, Characteristics and components of an embedded system, Fundamental issues in hardware software co-design, Embedded firmware design approaches

Programming in "Embedded C": C vs Embedded C, Data types and storage classes, Arrays, pointers & I/O operations, Structures & bit fields, Volatile qualifier, Coding interrupt service routines, Reentrant and recursive functions

<u>UNIT - IV</u> (9)

Real-Time Operating System (RTOS) based Embedded System Design: Operating system basics, Types of operating systems, Tasks, Process & threads, Multiprocessing and multitasking, Task scheduling, Task communication, Task synchronization, Device drivers, Selection of RTOS

Text Books:

[1] Shibu K V, Introduction to Embedded Systems, New Delhi: McGraw Hill Education (India) Pvt. Ltd., 2009. (Chapter 1, 2, 5, 6, 7, 9 and 10)

[2] Manish K Patel, *The 8051 Microcontroller Based Embedded Systems*, New Delhi: McGraw Hill Education (India) Pvt. Ltd., 2014. (Chapter 2 to 21)

(Member, Ris-EU) condition

k-any.

0

Kon

Reference Books:

- Kenneth J. Ayala, The 8051 Microcontroller, 3rd ed. Noida: Cengage learning, 2007. [1]
- Md. Ali Mazidi, Janice G Mazidi and Rolin D. McKinlay, The 8051 Microcontroller and [2] Embedded Systems Using Assembly and C, 2nd ed. New Delhi: Pearson Education India, 2011.
- Sriram V. Iyer & Pankaj Gupta, Embedded Real Time Systems Programming, New Delhi: [3] TMH, 2003.

Course Learning Outcomes (COs):

On completion of this course, students will be able to...

CO1: discuss the architectural features, viz. memory organization, interrupts and addressing modes of 8051

CO2: design required hardware interface and implement required software for interfacing keyboards, display units and data converters with 8051

CO3: develop embedded firmware using Embedded C for embedded applications

CO4: discuss about fundamental issues in task scheduling, communication and synchronization in an RTOS

	rticulation Matri	PO	PO	PO	DO	no			LIKO II	TAD E	AIDEL	DEL	515	TEMS	
CO1		1	2	3	PO 4	PO 5	PO 6	PO 7	PO 8	PO 9	PO 10	PO 11	PO 12	PSO	PSC
COI	U18CI504.1	1	1	2	1	2	-	_	_	_	10		2	2	2
CO2	U18CI504.2	1	1	2	1	2	_				_	-	2		
CO3	U18CI504.3	1	1	2	1	2		2 (1 - 2 (1)	-	-	-	-	2	2	2
CO4	U18CI504.4	1	1	2	1	2			-	-	-	-	2	2	2
U	18CI504	1	1	2	1	-	-	-	-	-	-	-	2	2	2
	1001004	1	1	2	1	2	-	-	-	-	-	-	2	2	2

Signatures of Internal BOS Members:

(Dr. M. Raju)

Chairperson, BoS, ECI

(Dr. M. Raghuram)

Member, BoS, ECI

(Dr. K. Ashoka Reddy) Member, BoS, ECI

(Dr. K. Sivani) Member, BoS, ECI (Dr. K. Venu Madhav)

Member, BoS, ECI

(Dr. V. Raju) Member, BoS, ECI

(Sri E. Suresh)

Member, BoS, ECI

(Dr. K. Srinivas)

Member, BoS, ECI

(Prof. M. Greelettra) member, Bos- ECI

(Dr. G. Raghotham Reddy) Member, BoS, ECI

(Prof. B. Rama Devi) Member, BoS, ECI

sis O. Arganemen

(Dr. K. Srinivas)

Member, BoS, ECI

U18CI606 ARTIFICIAL INTELLIGENCE AND MACHINE LEARNING

Class: B.Tech.VI-Semester

Branch: Electronics Communication and Instrumentation (ECI)

Teaching Scheme:

Examination Scheme:

L	T	P	C
3		_	3

Continuous Internal Evaluation	40 marks	
End Semester Examination	60 marks	

Course Learning Objectives (LOs):

This course will develop students" knowledge on /in...

LO1: fundamentals of AI, problem solving, search methods and applications of expert system

LO2: artificial neural network based algorithms and its analysis for data types

LO3: standard concepts, supervised & unsupervised machine learning algorithms for classification

LO4: applications of machine learning in fields of image processing, biomedical signal processing & speech processing

UNIT-I (9)

Artificial Intelligence (AI): Introduction, fundamentals of artificial intelligence, history of artificial intelligence, state of the art, intelligent agents, agents and environments, concept of rationality, nature of environments, structure of agents, solving problems by searching, problem-solving agents, example problems, searching for solutions, uninformed search strategies, informed (heuristic) search strategies, heuristic functions

<u>UNIT - II (9)</u>

Artificial Neural Networks: Biological neuron structure, artificial neuron, implementations of boolean functions using Mc Pitts neuron, gradient based learning, hidden units, architecture design, back propagation algorithm, Convolution Neural Networks (CNN) - Introduction, data types, efficient convolution algorithm, activation functions, Recurrent Neural Networks (RNN), Deep Recurrent Neural Networks (DRNN), Long Short Term Memory (LSTM)

UNIT-III(9)

Machine Learning (ML): Introduction to ML, types of learning, applications of ML

Supervised learning: Linear regression, polynomial regression, classification methods— KNN classifier, decision trees, naïve bayes, support vector machines, logistic regression analysis

Unsupervised Learning: Clustering – K-means clustering, hierarchical clustering; dimensionality reduction – PCA (principal component analysis), Fischer's discriminant analysis, ensemble learning – boosting & bagging approaches

UNIT - IV(9)

Machine learning in Image processing: Fundamentals of image processing, feature mapping case study on image classification using artificial neural networks

Machine learning in biomedical signal processing: Fundamentals of biomedical signals, feature extraction from database of biomedical signals (ECG/EMG), case study on biomedical signal classification.

Introduction to Speech Processing: Process of speech production a block diagram approach, Classification of speech sounds, speech recognition using HMM

[KITSW-Syllabi for III-VI Semester B. Tech. (ECI) 4-year Degree Programme]

Manales Parists Bo

Sur well

2 Sung Sand

Text Books:

- [1]. Russell, S. & Norvig, Artificial Intelligence: A Modern Approach, 4th ed. New York:Pearson Education Publications, 2010. (Chapters: 1 to 11)
- [2]. Giuseppe Bonaccorso, *Machine Learning Algorithms*, 2nd Edition, Packt, 2018, (Chapters 1,2,3,4,5,6,7,8,9,10,11,13,15)

Reference Books:

- [1]. U Dinesh Kumar and Manaranjan Pradhan, Machine Learning using Python, New Delhi: John Wiley & sons, 2019. (Chapters 1,2,3,4,5,,6,7,8,9,10)
- [2]. Himanshu Singh, Practical machine learning and image processing, Apress, India, 2019 (chapters: 5, 6)
- [3]. Abdulhamit Subasi, Practical guide for biomedical signal analysis using machine learning techniques, Academic press, UK,2019. (chapters: 2,3,4)
- [4]. Andreas C. Mueller and Sarah Guido, Introduction to Machine Learning with Python, Sebastopol, CA: O'Reilly Media, 2016.
- [5]. Vinod Chandra S. S, Anand Harcendran S, Artificial Intelligence and Machine Learning, Prentice Hall, India, 2014.
- [6]. Ethem Alpaydin, Introduction to machine learning, 2nd ed. Cambridge: MIT Press, USA, 2010.
- [7]. Denis Rothman, Artificial Intelligence by Example, 2nd ed. Birmingham: Packt Publishing, 2020.

Course Research Papers: Research papers (Journal/Conference papers) relevant to the course content will be posted by the course faculty in Course Web page

Course Patents: Patents relevant to the course content will be posted by the course faculty in Course Web page

<u>Course Projects</u>: Course project is an independent project carried out by the student during the course period, under the supervision of course faculty. Course faculty will post few course projects titles in Course Web page. Students are encouraged to come up and experiment with the ideas that interest them.

Course Learning Outcomes (COs):

On completion of this course, students will be able to...

CO1: select a suitable AI based intelligent system and solution for problem solving

CO2: estimate different AI algorithms like CNN, RNN, DRNN and LSTM

CO3: analyze supervised & unsupervised learning methods for classification of data

CO4: analyze the machine learning applications in the areas of signal, image & speech processing

	СО	PO 1	PO 2	PO 3	PO 4	PO 5	PO 6	PO 7	PO 8	PO 9	PO 10	PO 11	PO 12	PSO 1	PSO 2
COI	U18CI606.1	2	1	1	1	•	-	-	1	1	1	-	1	2	1
CO2	U18CI606.2	2	2	1	1	1	-	-	1	1	1	-	1	2	1
CO3	U18CI606.3	2	2	1	1	1	-	-	1	1	1	-	1	2	1
CO4	U18CI606.4	2	2	1	1	1	-	-	1	1	1	-	1	2	1
	U18EC606	2	1.5	2	1.75	1.75	1	-	1	1	1	-	1	2	2

There

Res

Dj Sun

sell 2

anny

[KITSW-Syllab) for III-VI Semester B. Tech. (ECI) 4-year Degree Programme]

(James

4-year Degree Programme

M- Soulathan

U18CI609 IoT AND DATA ACQUISITION LABORATORY

Class: B. Tech. VI-Semester

Branch: Electronics Communication & Instrumentation

Engineering

Teaching Scheme:

Examination Scheme:

T.	T	D	0	0	
	1	Г	C	Continuous Internal Evaluation:	60 marks
-	-	2	1		oo marks
- 1				End Semester Exam:	40 marks

Course Learning Objectives (LOs):

This course will develop students' knowledge in/on...

LO1: interfacing sensors to Raspberry Pi 3 using Python

LO2: visualize the sensor data using cloud service

measure and analyze the sensors characteristics using LabVIEW LO3:

building cloud-based dashboard for IoT applications using LabVIEW LO4:

List of Experiments

The following experiments are to be performed on Raspberry Pi 3 board by developing Python programs.

- Reading Temperature and Humidity values into Raspberry Pi
- Controlling a servo motor with Raspberry Pi
- Visualizing Temperature and Humidity data on ThingSpeak cloud
- 4. Cloud based implementation of IoT using a MQTT Broker
- Triggering an IFTTT applet from Raspberry Pi
- 6. Controlling LED brightness with IFTTT Applet using dweet.io service
- Basic Programming in LabVIEW
- 8. Advance features in LabVIEW
- 9. Reading and writing an analog signal using NI-DAQ device
- 10. Recording an analog signal acquired in a spreadsheet
- 11. Triggering an alarm with temperature data fromNI myDaq
- 12. Measuring Acceleration and Gyroscope data using NI myRio
- 13. Data communication with TCP/IP Using LabVIEW
- 14. Communicating with Google Firebase cloud using LabVIEW

Laboratory Manual:

Internet of Things Laboratory Manual, Dept. of ECE, KITSW.

Reference Book

Colin Dow, Internet of Things Programming Projects, Birmingham: Packt Publishing, 2018.

(member, noveres) Sudata knowing took Sendata knowing

	- i	Co	ourse .	Articu	ulatio	n Mat	rix: U	18CI6	09 Io	Г & D	AQ La	ıb			
	СО	PO 1	PO 2	PO 3	PO 4	PO 5	PO 6	PO 7	PO 8	PO 9	PO 10	PO 11	PO 12	PSO 1	PSC 2
CO1	U18CI609.1	2	2	2	1	1	-	1	1	1	1	-	1	2	1
CO2	U18CI609.2	2	2	2	1	1	-	1	1	1	1	-	1	2	1
CO3	U18CI609.3	2	2	2	1	2	-	1	1	1	1	-	1	2	1
CO4	U18CI609.4	2	2	2	1	2	-	1	1	1	1	-	1	2	1
U	18CI609	2	2	2	1	1.5	-	1	1	1	1	_	1	2	1

Whops somewill Sulation



(An Autonomous Institute under Kakatiya University, Warangal)

No.KITS/Acad/Autonomous-BoS (ECE)/2016

Date: 3.10.2016

ORDERS

Sub: KITS, Warangal – UGC Autonomous status - Constitution of Board of Studies (BoS) for Electronics & Communication Engineering (ECE) Course - Modified Orders - Issued.

- Ref: 1. Letter No. F,22-1/2-14(AC), Dt. 19.6.2014 from the Joint Secretary, UGC, New Delhi.
 - 2. Letter No. 350/CDC/KU/2014, Dt. 18.8.2014. from the Registrar, Kakatiya University, Warangal.
 - 3. This office Order No. KITS/Acad/2014, Date: 20-8-2014.
 - 4. Note No. 1113/ECE/KITS/2016, Date: 02-09-2016 from HOD, ECE

In continuation of the order cited 3 above, the Board of Studies (BoS) for Electronics & Communication Engineering (ECE) Course has been constituted with the following members for a period of two (2) years with effect from the date of issue of these orders.

aute o	i legac of diesc oracis.				
1	Prof. G. Raghotham Reddy Prof. & HoD of ECE, KITSW				Chairperson, BoS of ECE
2	Prof. K. Ashoka Reddy Prof. of ECE, KITSW			-	Member
3	. Smt. S.P. Girija Assoc. Prof. of ECE, KITSW		ţ.	_	Member
4.	Sri E. Suresh Assoc. Prof. of ECE, KITSW				Member
5.	Dr. B. Rama Devi Assoc. Prof. of ECE, KITSW			-	Member
6.	Dr. P. Chandra Sekhar Professor, Dept. of ECE University College of Engineering, Osmania University, Hyderabad.			-	External Member
7.	Dr. N. V. S. N. Sarma Professor, Dept. of ECE, NIT, Warangal.	Mr.			External Member
8.	University Nominee				External Member
9.	Sri Praveen Jambholkar Technical Director, Cybermotion Technologies Pvt. Ltd, Hyderabad.			-	External Member (from Industry)
10.	Sri Prabhod Kumar Enumula Co-founder & Director Iween Software Solutions, Banglore.			(Pc	External Member ost Graduate Meritorious Alumni
11.	Smt. A. Vijaya Assoc. Prof. of ECE, KITSW			-	Co-Opted Member

The Board shall exercise such powers, perform such duties and functions in accordance with the procedure laid down in UGC norms for the Kakatiya Institute of Technology & Science, Warangal.

The meeting of the Board shall ordinarily be convened as and when necessary, at least once in a year.

However, any member of the Board of Studies shall cease to be a member when he vacates the office, which he was holding at the time of his/her appointment, unless otherwise permitted by the authority.

PRINCIPAL

any

To The Persons concerned

Copy to: 1. Secretary & Correspondent

2. Treasurer

3. Director

4. All Deans

5. All Heads of Departments

6. Academic Section

(An Autonomous Institute under Kakatiya University, Warangal)

DEPARTMENT OF ELECTRONICS & COMMUNICATION ENGINEERING

No.77/ECE/KITS/2020

Date: 14.02.2020

Submitted to the Principal:

Sub: Nomination of Internal members, External members (from Industry) and External member (Post Graduate Meritorious Alumnus – Industry/Academia) - Constitution of Board of Studies (BoS) for B.Tech. Electronics & Communication Engineering (ECE) Programme – Reg.

Ref: 1. Office Order No. KITS/Acad/Autonomous-BoS (ECE)/2018, Date: 12.5.2018

Ref: 2. No. KITS/Acad/Autonomous-BoS (ECE)/2020, dated on 31.01.2020

With reference to the above cited letter the following members nominated for the department Board of Studies (BoS) of B.Tech. ECE Department, KITS, Warangal.

S. No.	Name of the Member	Designation	Position in BoS
1.	Dr. B. Rama Devi	HoD ECE, KITSW	Chairperson, BoS
2.	Dr. K. Ashoka Reddy	Senior Professor of ECE Dept. KITSW	Member
3.	Dr. G. Raghotham Reddy	Professor of ECE Dept. KITSW	Member
4	S. P. Girija	Assoc. Prof. of ECE Dept. KITSW	Member
5.	E. Suresh	Assoc. Prof. of ECE Dept. KITSW	Member
6.	Surya Kanth V Gangasetty	Professor, IIIT, Hyderabad,	External Member (from renowned Academic Institute)
7.	Dr.L.Anjaneyulu	Professor & Head, Dept. of ECE, NIT, Warangal	External Member (from renowned Academic Institute)
8.	Prof. T. Srinivasulu	Professor, Dept. of ECE, KUCE, KU Dean, Faculty of Engineering, KU, Warangal	External Member (University Nominee)
9.	S.Venkateshwar Rao	AMD India Pvt.Ltd. Hyderabad, HITEC City, Madhapur, Hyderabad, Telangana	External Member (from Industry)
10.	Dr. Vijender Basi Reddy	Scientist, ISRO, Hyderabad.	External Member (from Industry)
11.	Dr. G Sanath Kumar,	Deputy Director, Central Institute of Tool Design (CITD), Hyderabad	External Member (from Industry)
12.	V.Madhan Kumar	Lead Designer, Synopsys, Kondapur, Kothaguda, Hyderabad, Telangana (M.Tech 2009-11)	External Member (Post Graduate Meritorious Alumnus – Academia/Industry)
13.	A.Vijaya	Assoc. Prof. of ECE Dept. KITSW	Co-Opted Member-1
14.	Dr. M. Raju	Assoc. Prof. of ECE Dept. KITSW	Co-Opted Member-2
15.	Dr. V.Venkateshwar Reddy	Assoc. Prof. of ECE Dept. KITSW	Co-Opted Member-3

Head, Dept. of ECE

KAKATIYA INSTITUTE OF TECHNOLOGY & SCIENCE, WARANGAL-15 OFFICE OF THE PRINCIPAL



No. 80/OP/KITS/2020

Date: 03/02/2020

Note to all Heads of the Departments:

Sub: Constitution of revised Board of Studies (BoS) - Reg.

Ref: 1. Academic section note dated 31.1.2020 – constitution of BoS for programmes offered by departments

2. This office note No. 75/OP/KITS/2020, dated 31.1.2020 - Guidelines for nominating experts on BoS

In partial modification to the academic section note dated 31.01.2020, vide reference (1) cited, the HoDs are requested to **constitute a completely revised Board of Studies (BoS)** for the programmes offered by their departments.

In revising the BoS, HoDs are advised to retain the University Nominee at Sl. No.8 of BoS structure.

The HoDs are further requested to follow the guidelines stipulated for nominating the experts under Industry and Academia categories vide reference (2) cited.

The HoDs can take help from the Principal's office, in case of any requirement for sending letter to the experts officially through the Principal.

PRINCIPAL

Copy to: 1. Secretary & Correspondent

2. All Deans



(An Autonomous Institute under Kakatiya University, Warangal)

No.KITS/Acad/Autonomous-BoS (ECE)/2018

Date: 12.5.2018

ORDERS

Sub: KITS, Warangal – UGC Autonomous status - Constitution of Board of Studies (BoS) for Electronics & Communication Engineering (ECE) Course – Modified Orders - Issued.

Ref: 1. Letter No. F,22-1/2-14(AC), Dt. 19.6.2014 from the Joint Secretary, UGC, New Delhi.

- 2. Letter No. 350/CDC/KU/2014, Dt. 18.8.2014. from the Registrar, Kakatiya University, Warangal.
- 3. This office Order No. KITS/Acad/2014, Date: 20-8-2014.
- 4. Note No. 1113/ECE/KITS/2016, Date: 02-09-2016 from HOD, ECE
- 5. This office Order No.KITS/Acad/Autonomous-BoS(ECE)/2016, Date: 3.10.2016.

In continuation of the order cited 5 above, the Board of Studies (BoS) for Electronics & Communication Engineering (ECE) Course has been constituted with the following members for a period of two (2) years with effect from the date of issue of these orders.

1. Dr. G. Raghotham Reddy Prof. & Head, Dept. of ECE, KITS, Warangal	Chairperson, BoS	in EC
2. Dr. K. Ashoka Reddy Prof. of ECE, KITS, Warangal	Member	
3. Smt. S.P. Girija Assoc. Prof. of ECE, KITS, Warangal	Member	
4. Sri E. Suresh Assoc. Prof. of ECE, KITS, Warangal	Member	
5. Dr. B. Rama Devi Assoc. Prof. of ECE, KITS, Warangal	Member	
6. Dr. P. Chandra Sekhar Professor & Head, Dept. of ECE, University College of Engineering, Osmania University, Hyderabad.	External Member	er
7. Dr. N. V. S. N. Sarma Professor, Dept. of ECE, NIT, Warangal.	External Membe	er
8. Prof. T. Srinivasulu Professor, Dept. of ECE, KUCE, KU Dean, Faculty of Engineering Kakatiya University, Warangal	External Membe (University Nomina	
9. Sri Praveen Jambholkar Technical Director, Cybermotion Technologies Pvt. Ltd, Hyderabad.	External Membe (from Industry)	r





KAKATIYA INSTITUTE OF TECHNOLOGY & SCIENCE Opp : Yerragattu Gutta, Hasanparthy (Mandal), WARANGAL - 506 015, Telangana, INDIA.

काकतीय प्रेद्योगिकी एवं विज्ञान संस्थान, वरंगल - ५०६ ०१५ तेलंगाना, भारत కాకతీయ సాంకేతిక విజ్జాన తాస్త్ర విద్యాలయం, జరంగల్ - గండ్ ందిగ కెలంగాణ, భారతదేశము

(An Autonomous Institute under Kakatiya University, Warangal)

(Approved by AICTE, New Delhi; Recognised by UGC under 2(f) & 12(8); Sponsored by EKASILA EDUCATION SOCIETY)

E-mail: principal@kitsw.ac.in

DEPARTMENT OF ELECTRONICS & COMMUNICATION ENGINEERING

Minutes of BoS-ECE Meeting

Date: 05.02.2022 Time: 12:00PM

Agenda:

- 1. Approval of Modifications made in Syllabi of B. Tech. (ECE) V & VI Semester and M.Tech. (CESP) - II Semester courses under URR-18 & PRR-20, for courses with Course codes - U18EC503, U18EC605, U18EC606 & P20SP201.
- 2. Any other item with the permission of chair

Members Present:

Internal BoS meeting was conducted on 05.02.2022, from 12:00 pm to 12:45 pm in Digital Communication laboratory of ECE department to review & incorporate modifications in the existing Syliabi of Courses of B. Tech. (ECE) -V & VI Semester under URR-18 and M.Tech. (CESP) - II Semester under PRR-20, Courses titled U18EC503 - Communication Systems, U18EC605 - VLSI Circuits and Systems, U18EC606 - Embedded Systems with ARM Processor and Application and P20SP201 -Software Defined Radio.

The following members were present during the Internal BoS meeting and offered valuable suggestions in this regard.

S. No.	Name of the Member	Designation	Position in BoS	Signature
1.	Dr. M. Raju	HoD ECE, KITSW	Chairperson, BoS	y Raps
2.	Dr. K. Ashoka Reddy	Senior Professor of ECE Dept. KITSW	Member	KRAN
3.	Dr. G. Raghotham Reddy	Professor of ECE Dept. KITSW	Member	anu
4.	Dr. B. Rama Devi	Professor of ECE Dept. KITSW	Member	Den the
5.	Smt. S. P. Girija	Assoc. Prof. of ECE Dept. KITSW	Member	S. D. floods
6.	Sri. E. Suresh	Assoc. Prof. of ECE Dept. KITSW	Member	3 Am
7.	Smt. A. Vijaya	Assoc. Prof. of ECE Dept. KITSW	Co-Opted Member-1	00
8.	Dr. V. Venkateshwar Reddy	Assoc. Prof. of ECE Dept. KITSW	Co-Opted Member-2	mreddy
9. /	Dr. K. Ramudu	Asst. Prof of ECE Dept, KITSW	Special Invitee	\$
10.	Sri. D.Venu	Asst. Prof of ECE Dept, KITSW	Special Invitee	get.
11.	Sri. R. Srikanth	Asst. Prof of ECE Dept.	Special Invitee	80

3		KITSW		
12.	Sri. P. Chiranjeevi	Asst. Prof of ECE Dept, KITSW	Special Invitee	Sery.

Resolutions:

- 1. Dr. M. Raju, *HoD-ECE & Chairperson BoS-ECE* welcomed all the internal members to the BoS-ECE meeting.
- 2. Chairperson BoS ECE briefed the agenda points to be discussed during the meeting.
- 3. All the Internal members of BoS-ECE participated in the meeting and offered their valuable suggestions on:
 - (i) Modifications to be made in Scheme & Syllabi of B. Tech. (ECE) V & VI Semester and M.Tech. (CESP) II Semester courses under URR-18 & PRR-20, for courses with Course codes U18EC503, U18EC605, U18EC606 & P20SP201.
- 4. As per Internal BoS members' suggestions, the modifications were incorporated in the scheme & syllabi and the same are tabulated below:

S. No.	Course Code	Course Name	Suggestions made by the BoS members	Remarks
B.Tech.	(ECE) V SEMES	TER:		
1.	U18EC503	Communication Systems	Change the Syllabus appropriately, by giving required Weightage to analog and digital communications	Incorporated the suggested modifications in Syllabus Modification made: Syllabus modified accordingly
B.Tech.	(ECE) VI SEME	STER:		
2.	U18EC606	VLSI Circuits and Systems	Change the Syllabus appropriately, by giving required Weightage to sequence of flow in course content	Incorporated the suggested modifications Syllabus Modification made: Syllabus modified accordingly
3.	U18EC606	Embedded Systems with ARM processor and Applications	Change the Syllabus appropriately, by giving required Weightage to sequence of flow in course content	Incorporated the suggested modifications Syllabus Modification made: Syllabus modified accordingly
M.Te	ch. (CESP) II-S	emester:		
4.	P20SP201	Software Defined Radio	Change the Syllabus appropriately, by giving required Weightage to sequence of flow in course	Incorporated the suggested modifications Syllabus

content	Modification made:
	Syllabus modified
	accordingly

The meeting was adjourned at 12:45pm.

Regards:

Dr. M. Raju

Chairperson, BoS-ECE, KITSW & Assoc. Prof. & Head, Department of ECE, Kakatiya Institute of Technology & Science(KITSW), Yerragattu Hillock, Bheemaram, Warangal, Telangana, India-506015.

Email: hod.ece@kitsw.ac.in

U18EC503 COMMUNICATION SYSTEMS

Class: B.Tech. V - Semester

Branch: Electronics and Communication Engineering(ECE)

Teaching Scheme:

L	T	P	C
3	-	-	3

Examination Scheme:

Continuous Internal Evaluation	40 marks
End Semester Examination	60 marks

Course Learning Objectives (LOs):

This course will develop students' knowledge on /in...

LO1: linear modulation strategies that constitute the amplitude modulation

LO2: angle modulation & pulse modulation

LO3: source coding, digital modulation techniques & baseband data transmission systems

LO4: bandpass data transmission systems & channel coding techniques

UNIT-I (9)

Amplitude Modulation: Introduction, Elements of Communication System, Amplitude Modulation, Double Sideband-Suppressed Carrier Modulation, Costas Receiver, Single-Sideband Modulation, Vestigial Sideband Modulation, Noise in Communication Systems-Sources of Noise-Shot noise, White noise, Band-Pass Receiver Structures-Super Heterodyne Receiver-Intermediate frequency-AGC, Noise in AM, Noise in DSB-SC, Noise in SSB-SC.

UNIT-II (9)

Angle Modulation: Basic Definitions-Frequency Modulation-Phase Modulation, Relationship between PM and FM Waves, Narrow-Band Frequency Modulation, Wide-Band Frequency Modulation, Transmission Bandwidth of FM Waves, Generation of FM Waves, Demodulation of FM Signals-Phase discriminator, Phase Locked Loop, Noise in FM, Pre-emphasis and Deemphasis.

Pulse Modulation: Transition from Analog to Digital Communications, Sampling Process, Pulse-Amplitude Modulation, Pulse-Position Modulation.

<u>UNIT-III</u> (9)

Digital Modulation: Elements of Digital communication system, Source coding, Discrete Memoryless Source (DMS), Measure of Information, Entropy, Information Rate, Source coding-Shannon Fano, Huffman Coding, Gaussian Channel capacity – Shannon bound, Pulse-Code Modulation (PCM), Quantization, Quantization error, Signal to quantization noise ratio, Delta modulation (DM), Adaptive Delta Modulation (ADM), Comparison of PCM and DM

Baseband Data Transmission(Introduction): Inter Symbol Interference, Pulse shaping, Eye Pattern, Equalization

<u>UNIT - IV</u> (9)

Band-pass Data Transmission: Coherent Binary Phase Shift Keying (BPSK), Differential Phase Shift Keying (DPSK), Coherent Binary Frequency shift keying (BFSK), Quadrature Phase Shift Keying (QPSK), Minimum Shift Keying (MSK)

What.

Many

Sa .

En perilet

Introduction to Error Control Coding: Linear Block Codes - Error detection & Error correction capabilities, Hamming Codes, Convolution Codes - Encoding, Tree and Trellis diagram, Decoding using Viterbi algorithm.

Text Books:

- [1] Simon Haykin and Michael Moher Introduction to Analog and Digital Communications, 2nd ed. United States of America: John Wiley & sons, inc., 2007. (Chapters: 3,4,5,6,7)
- [2] K. Sam Shanmugam, Digital and Analog Communication Systems, New Delhi: John Wiley & Sons, 2008. (Chapters: 4,5,8,9,10)

Reference Books:

- [1] Herbart Taub, Donald L Schilling, Principles of Communication Systems, McGraw-Hill,3rd ed, 2007
- [2] John G. Proakis, Digital Communications, McGraw-Hill Education, 4th ed, 2001
- [3] Bhattacharya, Digital Communication, Tata McGraHill Education, 2014.

Course Learning Outcomes (COs):

On completion of this course, students will be able to...

CO1: estimate the performance of AM systems in the presence of noise

CO2: evaluate the performance of FM system in the presence of noise and discuss pulse modulation techniques

CO3: determine code efficiency of source coding algorithms and design the duo-binary filtering methods to reduce the effect of Inter Symbol Interference

CO4: examine the performance of coherent bandpass data transmission system and design channel encoders & decoders

	Course Art	iculati	on Ma	trix (CAM)	: U18	EC503	COM	IMUN	ICAT]	ONS	YSTI	EMS		Sho.
	СО	PO	PO 2	PO 3	PO 4	PO 5	PO 6	PO	PO 8	PO 9	PO 10	PO 11	PO 12	PSO 1	PSO 2
CO1	U18EC503.1	2	2	1	1	-	-	-	-	-	-	-	1	1	2
CO2	U18EC503.2	2	2	1	1	-	-	- 1	-	-	-	-	1	1	2
CO3	U18EC503.3	2	2	1	1		- "	-	-	-	-	-	1	1	2
CO4	U18EC503.4	2	2	1	1	-	-	-	-	-	-	-	1	1	2
	U18EC503	2	2	1	1		-	-	-	-	-	-	1	1	2

Signatures of Internal BoS Members:

(Dr.M.Raju) Chairperson, BoS, ECE (Dr.Ř.Ashoka Reddy) Member, BoS, ECE (Dr.G.Raghotham Reddy) Member, BoS, ECE (Dr.B.Rama Devi) Member, BoS, ECE

(Smt.S.P.Girija) Member, BoS, ECE

(Sri. E.Suresh) Member, BoS, ECE (Smt. A.Vijaya) Co-Opted Member-1 (Dr.V.Venkateshwar Reddy) Co-Opted Member-2

(Dr.K.Ramudu) Special Invitee (Sri. D.Venu) Special Invitee (Sri. R. Srikanth) Special Invitee (Sri. P.Chiranjeevi) Special Invitee

U18EC605 VLSI CIRCUITS AND SYSTEMS

Class: B.Tech.VI - Semester

Branch: Electronics and Communication Engineering (ECE)

Teaching Scheme:

L	T	P	C
3	_	_	3

Examination Scheme:

Continuous Internal Evaluation	40 marks
End Semester Examination	60 marks

Course Learning Objectives(LOs):

This course will develop students" knowledge in/on...

LO1: fabrication process and electrical properties of MOS transistors

LO2: stick diagrams, design rules, layout diagrams and basic circuit concepts of MOS transistors

LO3: data path subsystems using structured design principles

LO4: basic concepts of Verilog and description of various levels of abstraction

UNIT-I (9)

Introduction to MOS Technology: Introduction to VLSI, Basic MOS transistor, Process steps in fabricating MOSFET, Fabrication process of nMOS, CMOS and BiCMOS transistors

Basic Electrical Properties of MOS Transistor: Drain to source current and voltage relation, Threshold voltage, Transconductance, Pass transistor, nMOS inverter, Pull up/Pull down ratios, Alternate forms of pull up, CMOS inverter, BiCMOS inverter, Latch-up in CMOS circuits

<u>UNIT - II</u> (9)

MOS Circuit Design Processes: MOS layers, Stick diagrams - nMOS design style and CMOS design style, Lambda based design rules and Layout diagrams

Basic Circuit Concepts: Sheet resistance, Area capacitances of layers, Delay unit, Inverter delays, Rise time and Fall time estimation

<u>UNIT - III</u> (9)

Data path Subsystems: Introduction, Addition/Subtraction, One/Zero Detectors, Comparators, Counters, Boolean logical operations, Coding, Shifters, Multiplication, Division and Parallel-prefix computations

Subsystem Design and Layout: Architectural Issues, Switch Logic, Gate Logic, Examples of Structured Design, Clocked Sequential Circuits and System Considerations

<u>UNIT - IV (9)</u>

Verilog HDL: Hierarchical Modeling Concepts, Basic concepts - Data types, Modules and ports, Gate level modeling, Dataflow modeling, Behavioral modeling, Design examples of Combinational and Sequential circuits, Switch level modeling, Tasks and Functions

About.

Month

* per

A Zurs

FRED

Text Books:

- [1] Neil H. E. Weste, David Harris and Ayan Banerjee, CMOS VLSI Design A Circuits and Systems Perspective, 3rd ed., New Delhi: Pearson Education, 2005. (Chapters 1 to 4, 8,9)
- [2] Douglas A Pucknell and Kamran Eshraghian, *Basic VLSI Design*, 3rd ed., New Delhi: PHI, 2008. (Chapters 1 to 6)
- [3] Samir Palnitkar, Peter Flake, Verilog HDL -Guide to Digital Design and Synthesis, Pearson Education, 3rd Edition, 2003. (PART-I: Chapters 2 to 8)

Reference Books:

[1] John P Uyemura, Chip Design for Submicron VLSI: CMOS Layout and Simulation, 2nd ed., Thomson /Nelson, 2010

Course Learning Outcomes (COs):

On completion of this course, students will be able to...

- CO1: discuss the concepts of oxidation, photolithography & deposition techniques used in the fabrication process and assess the basic electrical properties of MOS transistors
- CO2: construct the stick diagrams & mask layouts using design rules and estimate the sheet resistance, area capacitances of layers & time delays of MOS transistors
- CO3: build the data path subsystems using structured design principles
- CO4: develop Verilog programs for digital circuits using behavioral, dataflow, gate and switch levels of abstraction

	СО	PO1	PO2	PO 3	PO 4	PO 5	PO 6	PO 7	PO 8	PO 9	PO 10	PO 11	PO 12	PS O1	PS O2
CO1	U18EC605.1	2	2	1	1		1	1	1	1	1		1	2	2
CO2	U18EC605.2	2	2	1	1		1	1	1	1	1		1	2	1
CO3	U18EC605.3	2	2	1	1		1	1	1	1	1		1	2	1
CO4	U18EC605.4	2	1	1	1	1	1	1	1	1	1		1	2	
U	118EC605	2	1.75	1	1	1	1	1	1	1	1		1	2	

Signatures of Internal BoS Members:

(Dr.M.Raju) Chairperson, BoS, ECE (Dr.K.Ashoka Reddy) Member, BoS, ECE (Dr.G.Raghotham Reddy) Member, BoS, ECE (Dr.B.Rama Devi) Member, BoS, ECE

(Smt.S.P.Girija) Member, BoS, ECE

(Sri. E. Suresh) Member, BoS, ECE (Smt. A.Vijaya) Co-Opted Member-1 (Dr.V.Venkateshwar Reddy) Co-Opted Member-2

(Br.K.Ramudu) Special Invitee

(Sri. D. Venu) Special Invitee (Sri. R.Srikanth) Special Invitee (Sri. P.Chiranjeevi) Special Invitee

U18EC606 EMBEDDED SYSTEMS WITH ARM PROCESSOR AND APPLICATIONS

Class: B.Tech.VI-Semester

Branch: Electronics and Communication Engineering (ECE)

TeachingScheme:

L	T	P	C
3	-		3

Examination Scheme:

Continuous Internal Evaluation	40 marks
End Semester Examination	60 marks

Course Learning Objectives (LOs):

This course will develop students" knowledge in /on

LO1: structure of embedded systems and ARM controllers

LO2: instruction set and assembly language programming of ARM processor

LO3: ARM7 based microcontrollers, interfacing and programming

LO4: memory management in ARM

UNIT-I (9)

ARM Embedded Systems: Overview of Embedded System, Processor Embedded into a System, Classification of embedded systems. Embedded system hardware, embedded system software, the Acorn RISC Machine, RISC Design philosophy, ARM Design Philosophy, ARM processor families, Core extensions, Architecture revisions.

The ARM Architecture and Programmers Model: ARM Core data flow model, Architectural inheritance, The ARM7TDMI programmer's model: registers, CPSR, SPSR, The memory system, Pipeline, Exceptions, Interrupts and the vector table, load and store architecture, ARM development tools.

UNIT-II (9)

ARM Instruction set: Data processing instructions, Branch instructions, Load and store instructions, Software interrupt instructions, Program status register instructions, loading constants, Conditional execution Thumb instruction set: Thumb Register usage, Thumb Register Usage, ARM-Thumb Interworking and other Branch Instructions. Data Processing Instructions, Single-Register Load-Store Instructions, Multiple-Register Load-Store Instructions, Stack Instructions, Software Interrupt Instructions; advantage of thumb instructions, assembler rules and directives, Assembly language programs for shifting of data, factorial calculation, swapping register contents.

UNIT-III (9)

ARM7 Based Microcontroller LPC2148: Features, Applications, Block Diagram, memory mapping, Functional features of Interrupt controller, RTC, USB, UART, I2C, SPI, SSP controllers, watchdog timers and other system control units; Peripherals: Pin Connect Block- Features, Register description with example. GPIO-Features, Applications, Pin description, Register description with examples PLL-Features, block diagram, bit structure of PLLCON, PLLCFG, & PLLSTAT, and PLLFEED. PLL frequency Calculation- procedure for determining PLL settings, examples for PLL Configuration Timers-Features, applications, Architecture of timer module, register description.

Programming of LPC2148: C programs for General purpose I/O, interfacing with LED, LCD, KEYPAD, general purpose timer, PWM Modulator, UART, I2C Interface, SPI Interface, ADC, DAC.

UNIT-IV (9)

Memory management units: Moving from memory protection unit (MPU) to memory management unit (MMU), Working of virtual memory, Multitasking, Memory organization in virtual memory system, Page tables, Translation look aside buffer, Caches and write buffer, Fast context switch extension, Advanced Microprocessor Bus Architecture (AMBA) Bus System, User peripherals, Exception's handling in ARM. CORTEX A8 ARM Processor based Beagle Bone: Beagle Bone Black Overview, Beagle Bone Black High Level Specification; Sitara AM3358BZCZ100 Processor.

Many of

Text Books:

- [1] Sloss, Andrew, Dominic Symes, and Chris Wright. ARM system developer's guide: designing and optimizing system software. Elsevier, 2004.
- [2] LPC2148 User manual
- [3] BeagleBone Black System Reference Manual

Reference Books:

- [1] Rajkamal, "Embedded Systems: Architecture, Programming and Design", TMH Publications, Second Edition,
- [2] Furber, Stephen Bo. ARM system-on-chip architecture, New Delhi: Pearson Education, 2000.
- [3] Mazidi, Muhammad Ali, et al. ARM Assembly Language Programming & Architecture (Volume 1). Micro Digital Ed. com,2016.
- [4] Das, Lyla B. Embedded Systems: An Integrated Approach. Pearson Education India, 2012.

Course Learning Outcomes (COs):

Aftercompletionofthiscourse, the students will be able to

CO1: examine the structure of embedded systems and ARMcontrollers

CO2: utilize the Instruction set for assembly language programming of ARM

CO3: develop interfacing of various components/devices with ARM7 based microcontrollers

CO4: classify the memory management units in ARM

	Articulation	Matrix	(CAM):	U18E	C606 I	EMBED	DED	SYST	EMS	WITI	H AR	M P	ROCE	SSOR	AND
-	ICATIONS	P01	PO2	PO3	P04	PO5	P06	PO	PO	PO	PO	PO	PO	PSO	PSO
CO		101	102	105				7	8	9	10	11	12	1	2
CO1	U18EC606.1	2	2	1	2	2	-	-	-	-	-	1	2	1	2
CO2	U18EC606.2	2	2	2	2	2	-	-	-	-	-	1	1	1	2
CO3	U18EC606.3	2	2	2	2	2	-	-	-	-	-	1	2	1	2
		2	2	2	2	2	-	-	-	-	-	1	1	2	2
CO4	U18EC606.4			175		2		-	-	-	-	1	1.5	1.25	2
U18E0	2606	2	2	1.75	2	2					Link.				4 -

<u>Signatures of Internal BoS Members:</u>

(Dr.M.Raju) Chairperson, BoS, ECE

LARSON ! (Dr.K.Ashoka Reddy) Member, BoS, ECE

(Dr.G.Raghotham Reddy) Member, BoS, ECE

(Dr.B.Rama Devi) Member, BoS, ECE

(Smt.S.P.Girija) Member, BoS, ECE

(Sri. E.Suresh)

(Smt. A.Vijaya)

Wredoly (Dr.V.Venkateshwar Reddy)

Member, BoS, ECE

Co-Opted Member-1

Co-Opted Member-2

Dr.K.Ramudu) Special Invitee

(Srf. D.Venu) Special Invitee

Srikanth) Special Invitee

(Sri. P.Chiranjeevi) Special Invitee

P20SP201: SOFTWARE DEFINED RADIO

Class: M.Tech. II - Semester

Specialization: CESP

TeachingScheme:

ExaminationScheme:

L	T	P	C
3	-	-	3

Continuous Internal Evaluation	60 marks
End Semester Examination	40 marks

Course LearningObjectives(LOs):

This course will develop students' knowledge on /in...

LO1: design principles of software defined radio

LO2: business models for Software-Defined Radio

LO3:radio frequency implementation issues in SDR

LO4: various techniques available to solve the problem of flexible and linear transmitter

UNIT-I (9)

Introduction to Software Radio Concepts: The need for software radios, definition of software radio, characteristics and benefits of a software radio, design principles of a software radio, software requirements and re-configurability, software defined radio architectures, required hardware specifications, digital aspects of a SDR, current technology limitations, impact of superconducting technologies on future SDR systems

UNIT-II (9)

Business Models for Software-Defined Radio- Introduction ,Base-Station Model , Impact of OBSAI and CPRI™, Handset Model, New Base-Station and Network Architectures-Separation of Digital and RF, Tower-Top Mounting, BTS Hoteling, Smart Antenna Systems-Introduction, Smart Antenna System Architectures, Power Consumption Issues, Calibration Issues

UNIT-III (9)

Radio Frequency Implementation Issues: The purpose of the RF front-end, dynamic range: the principal challenge of receiver design, RF receiver front-end topologies, enhanced flexibility of the RF chain with software radios, importance of the components to overall performance, transmitter architectures and their issues, noise and distortion in the RF chain, ADC and DAC distortion

UNIT - IV (9)

Flexible Transmitters and PAs: Introduction, Differences in PA Requirements for Base Stations and Handsets- Comparison of Requirements , Linearisation and Operational Bandwidths, Linear Upconversion Architectures- Analogue Quadrature Upconversion, Upconversion with Interpolation, Interpolated Bandpass Upconversion, Upconversion, Multi-Carrier Upconversion, Weaver Up conversion, Constant-Envelope Upconversion Architectures- PLL-Based Reference or Divider Modulated Transmitter, PLLgen und tras Based Directly-Modulated VCO Transmitter

Text Books:

- [1] Jeffrey H. Reed, Software Radio: A Modem Approach to Radio Engineering, Pearson, 2002
- [2] P. Kenington, RR- and Baseband Techniques for Software Defined Radio, Artech House, 2005

Reference Books:

[1] Tony J Rouphael, RF and DSP for SDK, Elsevier Newnes Press, 2008.

Course Learning Outcomes (COs):

On completion of this course, students will be able to...

- [1] discuss software design aspects and reconfigurability of SDR
- [2] analyze the business models of software defined radio
- [3] elaborate radio frequency implementation issues in SDR
- [4] discuss various techniques available to solve the problem of flexible and linear transmitter

	CO	PO1	PO2	PO3	PSO1	PSO2
CO1	P20SP201.1	1	2	2	1	2
CO2	P20SP201.2	1	2	2	1	2
CO3	P20SP201.3	1	2	2	1	2
CO4	P20SP201.4	1	2	2	1	2
I	220SP201	1	2	2	1	2

Signatures of Internal BoS Members:

(Dr.M.Raju) Chairperson, BoS, ECE (Dr.K.Ashoka Reddy) Member, BoS, ECE

(Dr.G.Raghotham Reddy) Member, BoS, ECE (Dr.B.Rama Devi) Member, BoS, ECE

(Smt.S.P.Girija) Member, BoS, ECE

(Sri. Æ. Suresh) Member, BoS, ECE (Smt. A.Vijaya) Co-Opted Member-1 (Dr.V.Venkateshwar Reddy) Co-Opted Member-2

(Dr.K.Ramudu) Special Invitee

(Sri. D.Venu) Special Invitee (Sri.R. rikanth) Special Invitee (Sri. P.Chiranjeevi) Special Invitee



(An Autonomous Institute under Kakatiya University, Warangal)

No.KITS/Acad/Autonomous-BoS (ECE)/2020

Date: 07.03.2020

Sub: KITS, Warangal - UGC Autonomous status - Constitution of Board of Studies (BoS) for B. Tech. Electronics & Communication Engineering (ECE) Programme / M. Tech. Digital Communications (DC) Programme - Modified Orders - Issued.

Ref: 1. Letter No. F. 22-1/2-14(AC), Dt. 19.6.2014 from the Joint Secretary, UGC, New Delhi.

2. Letter No. 350/CDC/KU/2014, Dt. 18.8.2014. from the Registrar, Kakatiya University, Warangal.

3. This office Order No. KITS/Acad/2014, Date: 20-8-2014.

4. Note No. 1113/ECE/KITS/2016, Date: 02-09-2016 from HOD, ECE

5. This office Order No.KITS/Acad/Autonomous-BoS(ECE)/2016, Date: 3,10.2016.

6. This office Order No.KITS/Acad/Autonomous-BoS(ECE)/2018, Date: 12.5.2018.

7. ECED office Note No. 77/ECE/KITS/2020, Date: 14.02.2020

In continuation of the order cited 6 above & with ref. to note 7 above, the Board of Studies (BoS) for B. Tech. Electronics & Communication Engineering (ECE) Programme / M. Tech. Digital Communications (DC) Programme has been constituted with the following members for a period of two (2) years with effect from the date of issue of these

S. No	Name of the Member	. Designation	P. 10. 1. 2. 2.
1.	Dr. B. Rama Devi	Professor & HoD, ECED, KITSW	Position in BoS
2.	Dr. K. Ashoka Reddy	Senior Professor of ECED, KITSW	Chairperson, BoS
3.	Dr. G. Raghotham Reddy	Professor of ECED, KITSW	Member
4	Smt. S. P. Girija	Assoc. Prof. of ECED, KITSW	Member Member
5.	Sri E. Suresh	Assoc. Prof. of ECED, KITSW	Member
6.	Sri Surya Kanth V Gangasetty		External Member
7.	Dr. L. Anjaneyulu	Professor & Head, Dept. of ECE, NIT, Warangal	(from renowned Academic Institute) External Member (from renowned Academic Institute)
8.	Dr. T. Srinivasulu	Professor, Dept. of ECE, KUCE, KU Dean, Faculty of Engineering, KU, Warangal	(from renowned Academic Institute) External Member
9.	Sri Guntha Guptha	Senior Staff Engineer Manager, Qualcomm	(University Nominee) External Member (from Industry)
10.	Dr. Vijender Basi Reddy	Scientist, ISRO, Hyderabad.	
11.	Dr. G Sanath Kumar	Deputy Director, Central Institute of Tool Design (CITD), Huderahad	External Member (from Industry) External Member (from Industry)
12.	Sri V. Madhan Kumar	Lead Designer, Synopsys, Kondapur, Kothaguda, Hyderabad, Telangana (M.Tech 2009-11)	External Member (Post Graduate Meritorious Alumnus -
.3.	Smt. A.Vijaya	Assoc. Prof. of ECED, KITSW	Academia/Industry)
4.	Dr. M. Raju	Assoc. Prof. of ECED, KITSW	Co-Opted Member-1
5.	Dr. V. Venkateshwar Reddy		Co-Opted Member-2
	- Induty	Assoc. Prof. of ECED, KITSW	Co-Opted Member-3

The Board shall exercise such powers, perform such duties and functions in accordance with the procedure laid down in UGC norms for the Kakatiya Institute of Technology & Science, Warangal.

The meeting of the Board shall ordinarily be convened as and when necessary, at least twice in a year.

However, any member of the Board of Studies shall cease to be a member when he vacates the office, which he was holding at the time of his/her appointment, unless otherwise permitted by the authority.

To

The Persons concerned

Copy to: 1. Secretary & Correspondent 2. Treasurer 3. All Deans

4. All Heads of Departments 5. Academic Section



(An Autonomous Institute under Kakatiya University, Warangal)

No.KITS/Acad/Autonomous-BoS (ECI)/2020

Date: 07.03.2020

ORDERS

Sub: KITS, Warangal - UGC Autonomous status - Constitution of Board of Studies (BoS) for B. Tech. Electronics Communication & Instrumentation Engineering (ECI) Programme.

Ref: 1. Letter No. F. 22-1/2-14(AC), Dt. 19.6.2014 from the Joint Secretary, UGC, New Delhi.

2. Letter No. 350/CDC/KU/2014, Dt. 18.8.2014. from the Registrar, KU, Warangal.

3. ECED office Note No. 77/ECE/KITS/2020, Date: 14.02.2020

With ref. to note 3 cited above, the Board of Studies (BoS) for B. Tech. Electronics Communication & Instrumentation Engineering (ECI) Programme has been constituted with the following members for a period of two (2)

S. N	o. Name of the Member	arese orders.	
1.	Dr. B. Rama Devi	Professor & HoD, ECED, KITSW	Position in BoS
2.	Dr. K. Ashoka Reddy		Chairperson, BoS
3.	Dr. G. Raghotham Reddy	Senior Professor of ECED, KITSW	Member
4	Dr. K. Sivani	Professor of ECED, KITSW	Member
5.	Dr. K. Venumadhav	Professor of EIED, KITSW	Member
6.	Dr. P. Chandra Sekhar	Professor of EIED, KITSW Professor & Head, Dept. of ECE,	Member
7.		University College of Engineering, OU, Hyderabad	External Member
	Dr. T. Kishore Kumar	Professor, NIT, Warangal	(from renowned Academic Institute External Member
8.	Dr. T. Srinivasulu	Professor, Dept. of ECE, KUCE, KU	(from renowned Academic Institute External Member (University
9.	Dr. Y. Jagan Mohan Reddy	Dean, Faculty of Engineering, KU, Warangal Senior Engineering Manager, Honewell Technology Solutions Labs Part 144 17.	Nominee)
10.	Sri R. Dileep		External Member (from Industry)
		Sr. ASIC Design Engineer, Synopsis Inc, Pot Ltd, Hyderabad	External Member
11.	Sri Bhaskar	Senior Staff Engineer Manager, Qualcomm	(from Industry)
12.	Sri Gopi		External Member (from Industry)
	1	Intel, Hyderabad	External Member (Post Graduate Meritorious Alumnu
13.	Smt. M. Sreelatha	Professor of EIED, KITSW	- Academia/Industry)
	Smt. S.P. Girija	Assoc. Prof. of ECED, KITSW	Co-Opted Member-1
	Sri E. Suresh	Assoc. Prof. of ECED, KITSW	Co-Opted Member-2
		, y=====	Co-Opted Member-3

The Board shall exercise such powers, perform such duties and functions in accordance with the procedure laid down in UGC norms for the Kakatiya Institute of Technology & Science, Warangal.

The meeting of the Board shall ordinarily be convened as and when necessary, at least twice in a year.

However, any member of the Board of Studies shall cease to be a member when he vacates the office, which he was holding at the time of his/her appointment, unless otherwise permitted by the authority.

To

The Persons concerned

Copy to: 1. Secretary & Correspondent 2. Treasurer 3. All Deans

4. All Heads of Departments 5. Academic Section

(An Autonomous Institute under Kakatiya University, Warangal)

DEPARTMENT OF ELECTRONICS & COMMUNICATION ENGINEERING

No.77/ECE/KITS/2020

Date: 14.02.2020

Submitted to the Principal:


Sub: Nomination of Internal members, External members (from Industry) and External member (Post Graduate Meritorious Alumnus – Industry/Academia) - Constitution of Board of Studies (BoS) for B.Tech. Electronics & Communication Engineering (ECE) Programme – Reg.

Ref: 1. Office Order No. KITS/Acad/Autonomous-BoS (ECE)/2018, Date: 12.5.2018

Ref: 2. No. KITS/Acad/Autonomous-BoS (ECE)/2020, dated on 31.01.2020

With reference to the above cited letter the following members nominated for the department Board of Studies (BoS) of B.Tech. ECE Department, KITS, Warangal.

S. No.	Name of the Member	Designation	Position in BoS
1.	Dr. B. Rama Devi	HoD ECE, KITSW	Chairperson, BoS
2.	Dr. K. Ashoka Reddy	Senior Professor of ECE Dept. KITSW	Member
3.	Dr. G. Raghotham Reddy	Professor of ECE Dept. KITSW	Member
4	S. P. Girija	Assoc. Prof. of ECE Dept. KITSW	Member
5.	E. Suresh	Assoc. Prof. of ECE Dept. KITSW	Member
6.	Surya Kanth V Gangasetty	Professor, IIIT, Hyderabad,	External Member (from renowned Academic Institute)
7.	Dr.L.Anjaneyulu	Professor & Head, Dept. of ECE, NIT, Warangal	External Member (from renowned Academic Institute)
8.	Prof. T. Srinivasulu	Professor, Dept. of ECE, KUCE, KU Dean, Faculty of Engineering, KU, Warangal	External Member (University Nominee)
9.	S.Venkateshwar Rao	AMD India Pvt.Ltd. Hyderabad, HITEC City, Madhapur, Hyderabad, Telangana	External Member (from Industry)
10.	Dr. Vijender Basi Reddy	Scientist, ISRO, Hyderabad.	External Member (from Industry)
11.	Dr. G Sanath Kumar,	Deputy Director, Central Institute of Tool Design (CITD), Hyderabad	External Member (from Industry)
12.	V.Madhan Kumar	Lead Designer, Synopsys, Kondapur, Kothaguda, Hyderabad, Telangana (M.Tech 2009-11)	External Member (Post Graduate Meritorious Alumnus – Academia/Industry)
13.	A.Vijaya	Assoc. Prof. of ECE Dept. KITSW	Co-Opted Member-1
14.	Dr. M. Raju	Assoc. Prof. of ECE Dept. KITSW	Co-Opted Member-2
15.	Dr. V.Venkateshwar Reddy	Assoc. Prof. of ECE Dept. KITSW	Co-Opted Member-3



(An Autonomous Institute under Kakatiya University, Warangal)

DEPARTMENT OF ELECTRONICS & COMMUNICATION ENGINEERING

No.77/ECE/KITS/2020

Date: 14.02.2020

Submitted to the Principal:

Sub: Nomination of Internal members, External members (from Industry) and External member (Post Graduate Meritorious Alumnus – Industry/Academia) - Constitution of Board of Studies (BoS) for B.Tech. Electronics & Communication Engineering (ECE) Programme – Reg.

Ref: 1. Office Order No. KITS/Acad/Autonomous-BoS (ECE)/2018, Date: 12.5.2018

Ref: 2. No. KITS/Acad/Autonomous-BoS (ECE)/2020, dated on 31.01.2020

With reference to the above cited letter the following members nominated for the department Board of Studies (BoS) of B.Tech. ECE Department, KITS, Warangal.

S. No.	Name of the Member	Designation	Position in BoS
1.	Dr. B. Rama Devi	HoD ECE, KITSW	Chairperson, BoS
2.	Dr. K. Ashoka Reddy	Senior Professor of ECE Dept. KITSW	Member
3.	Dr. G. Raghotham Reddy	Professor of ECE Dept. KITSW	Member
4	S. P. Girija	Assoc. Prof. of ECE Dept. KITSW	Member
5.	E. Suresh	Assoc. Prof. of ECE Dept. KITSW	Member
6.	Surya Kanth V Gangasetty	Professor, IIIT, Hyderabad,	External Member (from renowned Academic Institute)
7.	Dr.L.Anjaneyulu	Professor & Head, Dept. of ECE, NIT, Warangal	External Member (from renowned Academic Institute)
8.	Prof. T. Srinivasulu	Professor, Dept. of ECE, KUCE, KU Dean, Faculty of Engineering, KU, Warangal	External Member (University Nominee)
9.	S.Venkateshwar Rao	AMD India Pvt.Ltd. Hyderabad, HITEC City, Madhapur, Hyderabad, Telangana	External Member (from Industry)
10.	Dr. Vijender Basi Reddy	Scientist, ISRO, Hyderabad.	External Member (from Industry)
11.	Dr. G Sanath Kumar,	Deputy Director, Central Institute of Tool Design (CITD), Hyderabad	External Member (from Industry)
12.	V.Madhan Kumar	Lead Designer, Synopsys, Kondapur, Kothaguda, Hyderabad, Telangana (M.Tech 2009-11)	External Member (Post Graduate Meritorious Alumnus – Academia/Industry)
13.	A.Vijaya	Assoc. Prof. of ECE Dept. KITSW	Co-Opted Member-1
14.	Dr. M. Raju	Assoc. Prof. of ECE Dept. KITSW	Co-Opted Member-2
15.	Dr. V.Venkateshwar Reddy	Assoc. Prof. of ECE Dept. KITSW	Co-Opted Member-3

Head, Dept. of ECE

Prof. K. Purushotham MA.PGDTE, M.Phil, Ph.D REGISTRAR & Professor of English



KAKATIYA UNIVERSITY Acredited with 'A' Grade by NAAC Vidyaranyapuri, WARANGAL - 506 009 Telangana - INDIA

No. 726/B2/KU/2018

May 7, 2018

To

The Principal

Kakatiya Institute of Technology & Science (Autonomous)

Yerragattugutta, Hanamkonda 506 015

Sub: Kakatiya Institute of Technology and Science (KITS), WARANGAL

- Board of Studies (BoS) - Nomination of Members for various


Departments - Regarding

Your Letter No. KITS/Acad/UGC-A/2015, dated: 13.10.2017 Ref:

Sir,

Apropos of your letter cited, I am to inform you that the Vice-Chancellor has nominated the following subject experts as University nominee to the Boards of Studies in various Departments/Courses at your college:

#	Department / Course	Nominated Teacher
1.	Civil Engineering	Dr. B. Sesha Srinivasa Rao Professor, University College of Engineering, Kothagudem
2.	Mechanical Engineering	Prof. Sriram Venkatesh Professor, MED, Department of Mechanical Engineering, Osmania University, Hyderabad
3.	Electronics & Instrumentation Engineering	Dr. K. Bhikshalu Assistant Professor of ECE, University College of Engineering, Kothagudem
1.	Electrical & Electronics Engineering	Dr. M. Shailaka Kumari Associate Professor, Department of Electrical Engineering, National Institute of Technology (NIT), Warangal
		Dr. M. Sadanandam Department of Computer Science & Engineering, KU College of Engineering & Technology, Kakatiya University, Warangal
1	Electronics and Communication	Prof. T. Srinivasulu Prof. & Dean, KU College of Engineering & Technology, Kakatiya University, Warangal



U18EC502A ARTIFICIAL INTELLIGENCE AND MACHINE LEARNING WITH PYTHON

Examination Scheme:

Class: B.Tech. V - Semester

Branch: Electronics and Communication Engineering (ECE)

Teaching Scheme:

L	T	P	C
3	-	-	3

Continuous Internal Evaluation	40 marks
End Semester Examination	60 marks

Course Learning Objectives (LOs):

This course will develop students' knowledge on /in...

LO1: artificial intelligence and machine learning

LO2: python fundamentals

LO3: python programming for machine learning algorithms

LO4: deep learning and optimization algorithms

UNIT-I (9)

AIML fundamentals: Artificial intelligence-definition, applications, advantages and disadvantages; machine learning – definition, application and types of learning – supervised learning, unsupervised learning, reinforcement learning, supervised and unsupervised machine learning algorithms; artificial neural network – perceptron, feed forward back propagation architecture, deep neural network and Python IDEs

<u>UNIT-II</u> (9)

Python fundamentals: Variables, data types – numeric, string, list, dictionary, tuple and set; arrays, indentation, operators, conditional statements, loops, functions, numpy, arrays and data frames using pandas, data visualization using matplotlib – plot, histogram, bar graphs and scatter diagram; data visualization using sea borne library and waveform generation-sine, cosine and sinc functions

UNIT-III (9)

Machine learning algorithms and Python programming: Scikit learn, regression-simple linear regression, multiple linear regression, polynomial regression and importance of R^2 value in regression; clustering –hierarchial, k-means, density based and fuzzy clustering; classification - logistic regression, support vector machine, naïve bayes algorithm, decision tree and random forest algorithm

<u>UNIT-IV</u> (9)

Deep learning: Convolutional neural network, recurrent neural network, natural language processing (NLP) – components, applications and NLTK library; open cv library for image processing and chat bots

Optimization algorithms: Genetic algorithm and particle swarm optimization algorithm

U18EC502A ARTIFICIAL INTELLIGENCE AND MACHINE LEARNING WITH PYTHON

Class: B.Tech. V - Semester

Teaching Scheme:

L	T	P	C
3	1	-	3

Branch: Electronics and Communication Engineering (ECE)

Examination Scheme:

Continuous Internal Evaluation	40 marks
End Semester Examination	60 marks

Course Learning Objectives (LOs):

This course will develop students' knowledge on /in...

LO1: machine learning-supervised, unsupervised and reinforcement learning and deep learning and its applications

LO2: python fundamentals on variables, data types, data structures, loops and file handling, arrays and data frames using NumPy and pandas

LO3: machine learning models, regression techniques, clustering techniques and classification techniques

LO4: artificial, convolutional and recurrent deep learning and neural networks, object detection, facial recognition, video analytics using open CV library for image processing and natural language processing

UNIT-I (9)

Introduction To Machine Learning & Artificial Intelligence: What is Machine Learning (ML); Types – supervised, semi supervised, unsupervised and reinforcement learning; Use cases in different verticals – Banking, Entertainment, Marketing and Smart devices; What is Artificial Intelligence (AI); Ethics in AI; Deep learning and applications

UNIT - II (9)

Introduction to Python for ML & AI: Python and why it is preferred in AI and ML; Python Interpreter and IDE; Python fundamentals – Variables, Data types, Data structures, OOPs, loops and File handling; Arrays and data frames using NumPy and Pandas; Data mining methodology – CRISPDM, data wrangling, descriptive statistics and Data visualization – Matplotlib and seaborne packages

UNIT - III (9)

Python for Machine Learning - Scientific Libraries: ML models - Introduction to Scikit learn; Regression techniques - simple and multi linear regression, Polynomial regression, logistic regression; Clustering techniques - hierarchical and density based; Classification techniques - decision trees and random forest, Naïve Bayes, Model Evaluation techniques and accuracy in different models, ML with predictive maintenance from MATLAB toolbox

<u>UNIT - IV</u> (9)

Python for Artificial Intelligence: Deep Learning and Neural networks – artificial, convolutional and recurrent; Computer vision – open CV library for image processing, object detection, facial recognition, video analytics; Natural language Processing – NLTK library; Speech to text, text to speech, sequence to sequence modeling and Chatbots

Q-22

UISEC 702AR22

U18EC702A DATA SCIENCE AND ENGINEERING

(Professional Elective - III)

Class: B.Tech.VII - Semester

Branch: Electronics and Communication Engineering

Teaching Scheme:

L	T	P	C
3	0.0 200	14242V	3

Examination Scheme:

Continuous Internal Evaluation	40 marks
End Semester Examination	60 marks

Course Learning Objectives:

This course will develop students' knowledge in/on

LO1: Relating the probabilistic views for analyzing data by using statistical principles.

LO2: Understanding the basic terminology and syntaxes using Python-NumPy

LO3: Applications of statistical principles for data handling, manipulation and visualization.

LO4: Development of Machine learning algorithms for various applications

UNIT - I(9)

Introduction to Data Science- Basic Probability Theory, Random Variables, Expectation, Random Processes, Descriptive statistics, Need for Data Science, Life Cycle Phases of Data Analytics.

UNIT - II (9)

Introduction to NumPy-Understanding Data Types in Python, NumPy Arrays, Computation on NumPy Arrays, Aggregations, Computation on Arrays, Comparisons, Masks, and Boolean Logic, Fancy Indexing, Sorting Arrays, Structured Data

UNIT - III (9)

Data Manipulation with Pandas- Introducing Pandas Objects, Data Indexing and Selection, Operating on Data in Pandas, Handling Missing Data, Hierarchical Indexing, Combining Datasets, Aggregation and Grouping, Pivot Tables, Vectorized String Operations, Working with Time Series, High-Performance Pandas

Visualization with Matplotlib- General Matplotlib, Two Interfaces for the Price of One, Simple Line Plots, Visualizing Errors, Density and Contour Plots, Histograms, Binnings, and Density, Customizing Matplotlib, Three-Dimensional Plotting in Matplotlib, Geographic Data with Basemap, Visualization with Seaborn.

<u>UNIT - IV (9)</u>

Machine Learning- Introduction, Introducing Scikit-Learn, Hyper parameters and Model Validation, Feature Engineering, Naive Bayes Classification, Linear Regression, Support Vector Machine, Decision Tree and Random forest, Principal Component Analysis, Manifold Learning, k-Means Clustering

Case study: Powerful Data Collection Tools in Healthcare open link, A Face Detection Pipeline.

Textbook:

- [1]. Carlos Fernandez-Granda, Probability and Statistics for Data Science, NYU, New York, August 2017.
- [2]. Jake VanderPlas, Phyton Data Science Handook-Essential Tools For Working With Data O'Reilly Media, First Edition, 2017.
- [3]. Michael Mitzenmacher and Eli Upfal; Probability and Computing, 2ed ,Cambridge University

U18EC702A DATA SCIENCE ENGINEERING

(Professional Elective-III)

Class: B.Tech.VII - Semester

Branch: Electronics & Communications Engineering (ECE)

Teaching Scheme:

Examination Scheme:

L	T	P	C
3	i i	-	3

Continuous Internal Evaluation	40 marks
End Semester Examination	60 marks

Course Learning Objectives:

This course will develop students' knowledge in/on

LO1: R as a programming language LO2: data handling procedures using R

LO3: quadratic problem solving and Bayes theorem

LO4: the Bass model, discriminant & factor analysis and classical natural language processing

UNIT - I(9)

Data Science Modeling in R: System commands, loading data, matrices, descriptive statistics, higher-prder moments, quick introduction to brownian motions with R, estimation using maximum-likelihood, garch/arch models, introduction to montecarlo, portfolio computations in R, finding the optimal portfolio, root solving, regression, heteroskedasticity, auto-regressive models, vector auto-regression

<u>UNIT - II</u> (9)

Data Handling Procedure: Data extraction of stocks using quantmod, using the merge function, using the apply class of functions, getting interest rate data from fred, cross-sectional data (an example), handling dates with lubridate, using the data table package, another data set: bay area bike share data, using the plyr package family

<u>UNIT - III</u> (9)

Markowitz Optimization: Quadratic (Markowitz) problem, solution in R, solving the problem with the quadprog package, tracing out the efficient frontier, covariances of frontier portfolios: rp,rq, combinations, zero covariance portfolio, portfolio problems with riskless assets, risk budgeting

Bayes Theorem: Introduction, Bayes and joint probability distributions, correlated default (conditional default), continuous and more formal exposition, Bayes nets, bayes rule in marketing

<u>UNIT - IV</u> (9)

The Bass Model: Introduction, historical examples, the basic idea, solving the model, symbolic math in R Discriminant and Factor Analysis: Overview, discriminant analysis, discriminant function, caveats, implementation using R, confusion matrix, multiple groups, eigen systems, factor analysis, principal components analysis (PCA), classical approaches to natural language processing, text preprocessing, lexical analysis, syntactic parsing

Textbook:

- [1] Avrim Blum, John Hopcroft, and RavindranKannan, Foundations of Data Science, USA: Cambridge University Press, 2018.
- [2] Sanjeev Ranjan Das, Data Science: Theories, Models, Algorithms, and Analytics, New Delhi: S.R. Das, 2017.

KAKATIYA INSTITUTE OF TECHNOLOGY & SCIENCE: WARANGAL-15 DEPARTMENT OF ELECTRONICS & COMMUNICATION ENGINEERING

Date: 22.01.2022

Submitted to the Principal

Sub: Modification of Syllabus - U18EC606 EMBEDDED SYSTEMS WITH ARM PROCESSOR AND APPLICATIONS

Pl. find as attachment the modified syllabus of U18EC606 EMBEDDED SYSTEMS WITH ARM PROCESSOR AND APPLICATIONS, We are attaching the OLD and NEW syllabus for your reference.

It is to bring to your notice that unnecessary content in the sequence of flow is removed and necessary content to be taught is added during modification, In total 10% of the syllabus content is moderated for proper understanding of the students without changing the total teaching contact hours.

The syllabi will be available in one text book and company user manuals.

This is for your favour of information and necessary initiation.

Sri. D. Santhosh Kumar Asst. Prof, Dept. of ECE CC Member

Assoc. Prof, Dept. of ECE CC Member Dr. G.Raghotham Reddy, Professor, Dept. of ECE

Course Coordinator

U18EC606 EMBEDDED SYSTEMS WITH ARM PROCESSOR AND APPLICATIONS

Class: B.Tech.VI-Semester

Branch: Electronics and Communication Engineering (ECE)

TeachingScheme:

L	T	P	C
3	mus <mark>-</mark> č ,et	obe-itds	3

DAMILITIALIOII OCITCIIIC.	Exa	min	ation	Scheme:	
---------------------------	-----	-----	-------	---------	--

Continuous Internal Evaluation	40 marks
End Semester Examination	60 marks

Course Learning Objectives (LOs):

This course will develop students" knowledge in /on

LO1: structure of embedded systems and ARM controllers LO2: instruction set and assembly language programming of ARM processor

LO3: ARM7 based microcontrollers, interfacing and programming

LO4: memory management in ARM

UNIT-I (9)

ARM Embedded Systems: Overview of Embedded System, Processor Embedded into a System, Classification of embedded systems. Embedded system hardware, embedded system software, the Acorn RISC Machine, RISC Design philosophy, ARM Design Philosophy, ARM processor families, Core extensions, Architecture revisions.

The ARM Architecture and Programmers Model: ARM Core data flow model, Architectural inheritance, The ARM7TDMI programmer's model: registers, CPSR, SPSR, The memory system, Pipeline, Exceptions, Interrupts and the vector table, load and store architecture, ARM development tools.

UNIT-II (9)

ARM Instruction set: Data processing instructions, Branch instructions, Load and store instructions, Software interrupt instructions, Program status register instructions, loading constants, Conditional execution Thumb instruction set: Thumb Register usage, Thumb Register Usage, ARM-Thumb Interworking and other Branch Instructions. Data Processing Instructions, Single-Register Load-Store Instructions, Multiple-Register Load-Store Instructions, Stack Instructions, Software Interrupt Instructions; advantage of thumb instructions, assembler rules and directives, Assembly language programs for shifting of data, factorial calculation, swapping register contents.

UNIT-III (9)

ARM7 Based Microcontroller LPC2148: Features, Applications, Block Diagram, memory mapping, Functional features of Interrupt controller, RTC, USB, UART, I2C, SPI, SSP controllers, watchdog timers and other system control units; Peripherals: Pin Connect Block- Features, Register description with example. GPIO-Features, Applications, Pin description, Register description with examples PLL-Features, block diagram, bit structure of PLLCON, PLLCFG, & PLLSTAT, and PLLFEED. PLL frequency Calculation- procedure for determining PLL settings, examples for PLL Configuration Timers-Features, applications, Architecture of timer module, register description.

Programming of LPC2148: C programs for General purpose I/O, interfacing with LED, LCD, KEYPAD, general purpose timer, PWM Modulator, UART, I2C Interface, SPI Interface, ADC, DAC.

<u>UNIT-IV</u> (9)

Memory management units: Moving from memory protection unit (MPU) to memory management unit (MMU), Working of virtual memory, Multitasking, Memory organization in virtual memory system, Page tables, Translation look aside buffer, Caches and write buffer, Fast context switch extension, Advanced Microprocessor Bus Architecture (AMBA) Bus System, User peripherals, Exception's handling in ARM.

CORTEX A8 ARM Processor based Beagle Bone: Beagle Bone Black Overview, Beagle Bone Black High Level Specification; Sitara AM3358BZCZ100 Processor.

U18EC606 EMBEDDED SYSTEMS WITH ARM PROCESSOR AND APPLICATIONS

Class: B.Tech. VI-Semester

Branch: Electronics and Communication Engineering (ECE)

Teaching Scheme:

L	T	P	C
3	ab (r¥ii8i)	etres-dos	3

Examination Scheme:

Continuous Internal Evaluation	40 marks
End Semester Examination	60 marks

Course Learning Objectives (LOs):

This course will develop students' knowledge in /on

LO1: structure of embedded systems and ARM controllers

LO2: instruction set and assembly language programming of ARM processor

LO3: ARM7 based microcontrollers, interfacing and programming

LO4: memory management in ARM

<u>UNIT-I</u> (9)

Introduction to Embedded Systems: Overview of Embedded Systems, Processor Embedded into a system, Embedded Hardware Units and Devices in system, Embedded Software, Complex System Design, Design Process in Embedded System, Formalization of System Design, and Classification of Embedded Systems; Embedded Processors: PSOC (Programmable System-on Chip) architectures, Continuous Timer blocks, Switched Capacitor blocks, I/O blocks, Digital blocks, Programming of PSOC

Introduction to ARM: Need of advanced microprocessors, Difference between RISC and CISC, RISC Design philosophy, ARM Design Philosophy, History of ARM microprocessor, ARM processor family, Development of ARM architecture. The ARM Architecture and Programmers Model: The Acorn RISC Machine, ARM Core data flow model, Architectural inheritance, The ARM7TDMI programmer's model: General purpose registers, CPSR, SPSR, ARM memory map, data format, load and store architecture, Core extensions, Architecture revisions, Exception Levels, ARM development tools

UNIT-II (9)

ARM Instruction set: Data processing instructions, Arithmetic and logical instructions, Rotate and barrel shifter, Branch instructions, Load and store instructions, Software interrupt instructions, Program status register instructions, Conditional execution, Multiple register load and store instructions, Stack instructions, Thumb instruction set, advantage of thumb instructions, Assembler rules and directives, Assembly language programs for shifting of data, factorial calculation, swapping register contents, moving values between integer and floating point registers, Virtualization

UNIT-III (9)

ARM7 Based Microcontroller LPC2148: Features, Architecture (Block Diagram and Its Description), System Control Block (PLL and VPB divider), Memory Map, GPIO, Pin Connect Block, timer, interfacing with LED, LCD, KEYPAD

C Programming for ARM: Overview of C compiler and optimization, Basic C data types, C Looping structures, Register allocations, function calls, pointer aliasing, structure arrangement, bitfields, unaligned data and Endianness, Division, floating point, Inline functions and inline assembly, Portability issues. C programs for 10 20 General purpose I/O, general purpose timer, PWM Modulator, UART, I2C Interface, SPI Interface, ADC, DAC

KAKATIYA INSTITUTE OF TECHNOLOGY & SCIENCE: WARANGAL-15 DEPARTMENT OF ELECTRONICS & COMMUNICATION ENGINEERING

Date: 22.01.2022

Submitted to the Principal

Sub: Modification of Syllabus - U18EC606 EMBEDDED SYSTEMS WITH ARM PROCESSOR AND APPLICATIONS

Pl. find as attachment the modified syllabus of U18EC606 EMBEDDED SYSTEMS WITH ARM PROCESSOR AND APPLICATIONS, We are attaching the OLD and NEW syllabus for your reference.

It is to bring to your notice that unnecessary content in the sequence of flow is removed and necessary content to be taught is added during modification, In total 10% of the syllabus content is moderated for proper understanding of the students without changing the total teaching contact hours.

The syllabi will be available in one text book and company user manuals.

This is for your favour of information and necessary initiation.

Sri. D. Santhosh Kumar Asst. Prof, Dept. of ECE CC Member

Smt.S.P.Girija
Assoc. Prof, Dept. of ECE
CC Member

Dr. G.Raghotham Reddy, Professor, Dept. of ECE

Course Coordinator

U18EC606 EMBEDDED SYSTEMS WITH ARM PROCESSOR AND APPLICATIONS

Class: B.Tech.VI-Semester

Branch: Electronics and Communication Engineering (ECE)

TeachingScheme:

	10		
L	T	P	C
3	-	**	3

Examination Scheme:	
Continuous Internal Evaluation	40 marks
End Semester Examination	60 marks

Course Learning Objectives (LOs):

This course will develop students" knowledge in /on

LO1: structure of embedded systems and ARM controllers

Specification; Sitara AM3358BZCZ100 Processor.

LO2: instruction set and assembly language programming of ARM processor

LO3: ARM7 based microcontrollers, interfacing and programming

LO4: memory management in ARM

UNIT-I (9)

ARM Embedded Systems: Overview of Embedded System, Processor Embedded into a System, Classification of embedded systems. Embedded system hardware, embedded system software, the Acorn RISC Machine, RISC Design philosophy, ARM Design Philosophy, ARM processor families, Core extensions, Architecture revisions.

The ARM Architecture and Programmers Model: ARM Core data flow model, Architectural inheritance, The ARM7TDMI programmer's model: registers, CPSR, SPSR, The memory system, Pipeline, Exceptions, Interrupts and the vector table, load and store architecture, ARM development tools.

UNIT-II (9)

ARM Instruction set: Data processing instructions, Branch instructions, Load and store instructions, Software interrupt instructions, Program status register instructions, loading constants, Conditional execution Thumb instruction set: Thumb Register usage, Thumb Register Usage, ARM-Thumb Interworking and other Branch Instructions. Data Processing Instructions, Single-Register Load-Store Instructions, Multiple-Register Load-Store Instructions, Stack Instructions, Software Interrupt Instructions; advantage of thumb instructions, assembler rules and directives, Assembly language programs for shifting of data, factorial calculation, swapping register contents.

UNIT-III (9)

ARM7 Based Microcontroller LPC2148: Features, Applications, Block Diagram, memory mapping, Functional features of Interrupt controller, RTC, USB, UART, I2C, SPI, SSP controllers, watchdog timers and other system control units; Peripherals: Pin Connect Block- Features, Register description with example. GPIO-Features, Applications, Pin description, Register description with examples PLL-Features, block diagram, bit structure of PLLCON, PLLCFG, & PLLSTAT, and PLLFEED. PLL frequency Calculation- procedure for determining PLL settings, examples for PLL Configuration Timers-Features, applications, Architecture of timer module, register description.

Programming of LPC2148: C programs for General purpose I/O, interfacing with LED, LCD, KEYPAD, general purpose timer, PWM Modulator, UART, I2C Interface, SPI Interface, ADC, DAC.

UNIT-IV (9)

Memory management units: Moving from memory protection unit (MPU) to memory management unit (MMU), Working of virtual memory, Multitasking, Memory organization in virtual memory system, Page tables, Translation look aside buffer, Caches and write buffer, Fast context switch extension, Advanced Microprocessor Bus Architecture (AMBA) Bus System, User peripherals, Exception's handling in ARM.

CORTEX A8 ARM Processor based Beagle Bone: Beagle Bone Black Overview, Beagle Bone Black High Level

U18EC606 EMBEDDED SYSTEMS WITH ARM PROCESSOR AND APPLICATIONS

Class: B.Tech. VI-Semester

Branch: Electronics and Communication Engineering (ECE)

Teaching Scheme:

L	T	P	C		
3	-	-	3		

1970			A 4		
Exam	י פייני ור	STIME	Sinh	OTTO	
LAGILL	LAARG		LULLI	23322	

Continuous Internal Evaluation	40 marks	
End Semester Examination	60 marks	

Course Learning Objectives (LOs):

This course will develop students' knowledge in / on

LO1: structure of embedded systems and ARM controllers

LO2: instruction set and assembly language programming of ARM processor

LO3: ARM7 based microcontrollers, interfacing and programming

LO4: memory management in ARM

<u>UNIT-I</u> (9)

Introduction to Embedded Systems: Overview of Embedded Systems, Processor Embedded into a system, Embedded Hardware Units and Devices in system, Embedded Software, Complex System Design, Design Process in Embedded System, Formalization of System Design, and Classification of Embedded Systems; Embedded Processors: PSOC (Programmable System-on Chip) architectures, Continuous Timer blocks, Switched Capacitor blocks, I/O blocks, Digital blocks, Programming of PSOC

Introduction to ARM: Need of advanced microprocessors, Difference between RISC and CISC, RISC Design philosophy, ARM Design Philosophy, History of ARM microprocessor, ARM processor family, Development of ARM architecture. The ARM Architecture and Programmers Model: The Acorn RISC Machine, ARM Core data flow model, Architectural inheritance, The ARM/TDMI programmer's model: General purpose registers, CPSR, SPSR, ARM memory map, data format, load and store architecture, Core extensions, Architecture revisions, Exception Levels, ARM development tools

UNIT-II (9)

ARM Instruction set: Data processing instructions, Arithmetic and logical instructions, Rotate and barrel shifter, Branch instructions, Load and store instructions, Software interrupt instructions, Program status register instructions, Conditional execution, Multiple register load and store instructions, Stack instructions, Thumb instruction set, advantage of thumb instructions, Assembler rules and directives, Assembly language programs for shifting of data, factorial calculation, swapping register contents, moving values between integer and floating point registers, Virtualization

UNIT-III (9)

ARM7 Based Microcontroller LPC2148: Features, Architecture (Block Diagram and Its Description), System Control Block (PLL and VPB divider), Memory Map, GPIO, Pin Connect Block, timer, interfacing with LED, LCD, KEYPAD

C Programming for ARM: Overview of C compiler and optimization, Basic C data types, C Looping structures, Register allocations, function calls, pointer aliasing, structure arrangement, bitfields, unaligned data and Endianness, Division, floating point, Inline functions and inline assembly, Portability issues. C programs for 10 20 General purpose I/O, general purpose timer, PWM Modulator, UART, I2C Interface, SPI Interface, ADC, DAC

KAKATIYA INSTITUTE OF TECHNOLOGY & SCIENCE, WARANGAL DEPARTMENT OF ELECTRONICS & COMMUNICATION ENGINEERING

Date:07.02.2022

Submitted to the Principal

Sub: Modification of Syllabus-U18EC503 COMMUNICATION SYSTEMS

Pl find as attachment the modified syllabus of U18EC503 COMMUNICATION SYSTEMS, we are attaching the OLD and NEW syllabus for your reference.

It is to bring to your notice that unnecessary content in the sequence of flow is removed and necessary content is added during modification. In total 10% of the syllabus content is moderated for proper understanding of the students without changing the total teaching contact hours.

This is for your favour of information and necessary initiation.

Dr K. Sowjanya Asst. Prof, Dept. of ECE

CC Member

Dr K.Ramudu

Asst. Prof, Dept. of ECE

CC Member

Dr M.Raju

Assoc.Prof, Dept. of ECE

CC Member

U18EC503 COMMUNICATION SYSTEMS

Examination Scheme:

Class: B.Tech. V - Semester

Branch: Electronics and Communication Engineering (ECE)

Teaching Scheme:

L	T	P	C
3	-	_	3

Continuous Internal Evaluation	40 marks
End Semester Examination	60 marks

Course Learning Objectives (LOs):

This course will develop students' knowledge on /in...

LO1: linear modulation strategies that constitute the amplitude modulation

LO2: angle modulation & pulse modulation

LO3: source coding, digital modulation techniques & baseband data transmission systems

LO4: bandpass data transmission systems & channel coding techniques

<u>UNIT-I</u> (9)

Amplitude Modulation: Introduction, Elements of Communication System, Amplitude Modulation, Double Sideband-Suppressed Carrier Modulation, Costas Receiver, Single-Sideband Modulation, Vestigial Sideband Modulation, Noise in Communication Systems-Sources of Noise-Shot noise, White noise, Band-Pass Receiver Structures-Super Heterodyne receiver-Intermediate frequency-AGC, delayed AGC, Noise in AM, Noise in DSB-SC, Noise in SSB-SC.

UNIT-II (9)

Angle Modulation: Basic Definitions-Frequency Modulation-Phase Modulation, Relationship between PM and FM Waves, Narrow-Band Frequency Modulation, Wide-Band Frequency Modulation, Transmission Bandwidth of FM Waves, Generation of FM Waves, Demodulation of FM Signals-Phase discriminator, Phase Locked Loop, Noise in FM-Threshold effect, Pre-emphasis and De-emphasis.

Pulse Modulation: Transition from Analog to Digital Communications, Sampling Process, Pulse-Amplitude Modulation, Pulse-Position Modulation.

UNIT-III (9)

Digital Modulation: Elements of Digital communication system, Source coding, Discrete Memoryless Source (DMS), Measure of Information, Entropy, Information Rate, Source coding- Shannon Fano, Huffman Coding, Gaussian Channel capacity – Shannon bound, Pulse-Code Modulation (PCM), Quantization, Quantization error, Signal to quantization noise ratio, Delta modulation (DM), Adaptive Delta Modulation (ADM), Comparison of PCM and DM

Baseband Data Transmission: Baseband Transmission of Digital Data, Inter Symbol Interference, Nyquist Channel, Raised-Cosine Pulse Spectrum, Baseband Transmission of M-ary Data, Eye Pattern, Equalization – Transversal Equalizer

<u>UNIT - IV</u> (9)

Band-pass Data Transmission: Band Pass Data transmission system, Gram Schmidt Orthogonalization Procedure, Geometric Interpretation of signals, Optimum receiver for Binary digital modulation schemes, Coherent Binary Phase Shift Keying (BPSK), Differential Phase Shift Keying (DPSK), Coherent Binary

U18EC503 COMMUNICATION SYSTEMS

Class: B.Tech. V - Semester

Branch: Electronics and Communication

Engineering(ECE)

Teaching Scheme:

]	Exam	inat	ion	Sch	eme:
- 2					

L	T	P	C
3	-	-	3

Continuous Internal Evaluation	40 marks
End Semester Examination	60 marks

Course Learning Objectives (LOs):

This course will develop students' knowledge on /in...

LO1: linear modulation strategies that constitute the amplitude modulation

LO2: angle modulation & pulse modulation

LO3: source coding, digital modulation techniques & baseband data transmission systems

LO4: bandpass data transmission systems & channel coding techniques

UNIT-I (9)

Amplitude Modulation: Introduction, Elements of Communication System, Amplitude Modulation, Double Sideband-Suppressed Carrier Modulation, Costas Receiver, Single-Sideband Modulation, Vestigial Sideband Modulation, Noise in Communication Systems-Sources of Noise-Shot noise, White noise, Band-Pass Receiver-Structures-Super Heterodyne Receiver-Intermediate frequency-AGC, Noise in AM, Noise in DSB-SC, Noise in SSB-SC.

UNIT-II (9)

Angle Modulation: Basic Definitions-Frequency Modulation-Phase Modulation, Relationship between PM and FM Waves, Narrow-Band Frequency Modulation, Wide-Band Frequency Modulation, Transmission Bandwidth of FM Waves, Generation of FM Waves, Demodulation of FM Signals-Phase discriminator, Phase Locked Loop, Noise in FM, Preemphasis and De-emphasis.

Pulse Modulation: Transition from Analog to Digital Communications, Sampling Process, Pulse-Amplitude Modulation, Pulse-Position Modulation.

UNIT-III (9)

Digital Modulation: Elements of Digital communication system, Source coding, Discrete Memoryless Source (DMS), Measure of Information, Entropy, Information Rate, Source coding- Shannon Fano, Huffman Coding, Gaussian Channel capacity – Shannon bound, Pulse-Code Modulation (PCM), Quantization, Quantization error, Signal to quantization noise ratio, Delta modulation (DM), Adaptive Delta Modulation (ADM), Comparison of PCM and DM

Baseband Data Transmission(Introduction): Inter Symbol Interference, Pulse shaping, Eye Pattern, Equalization

KAKATIYA INSTITUTE OF TECHNOLOGY & SCIENCE: WARANGAL-15 DEPARTMENT OF ELECTRONICS & COMMUNICATION ENGINEERING

Date: 09.02.2022

Submitted to the Principal

Sub: Modification of Syllabus- U18EC605 VLSI CIRCUITS AND SYSTEMS

It is to bring your notice that 4th unit is replaced with Verilog HDL and unnecessary content in the sequence of flow removed and necessary content to be taught is added during modification, without changing the total teaching contact hours.

This is for your favour of information and necessary initiation.

Pl. find as attachment the modified syllabus of U18EC605 VLSI CIRCUITS AND SYSTEMS, we are attaching old and new syllabus for your reference.

Thank you sir

Dr. T. Sunil Kumar Asst. Prof., Dept. of ECE

CC Member

Dr. Ch. Sridevi Asst. Prof., Dept. of ECE CC Member

Course Coordinator

Asst. Prof., Dept. of ECE

U18EC605 VLSI CIRCUITS AND SYSTEMS

Class: B.Tech.VI - Semester

Branch: Electronics and Communication Engineering (ECE)

Teaching Scheme:

L	T	P	С
3	_	_	3

Examination Scheme:

Continuous Internal Evaluation	40 marks
End Semester Examination	60 marks

Course Learning Objectives(LOs):

This course will develop students" knowledge in/on...

LO1: fabrication process and electrical properties of MOS transistors

LO2: stick diagrams, design rules, layout diagrams and basic circuit concepts of MOS transistors

LO3: data path subsystems using structured design principles

LO4: basic concepts of Verilog and description of various levels of abstraction

UNIT-I (9)

Introduction to MOS Technology: Introduction to VLSI, Basic MOS transistor, Process steps in fabricating MOSFET, Fabrication process of nMOS, CMOS and BiCMOS transistors

Basic Electrical Properties of MOS Transistor: Drain to source current and voltage relation, Threshold voltage, Transconductance, Pass transistor, nMOS inverter, Pull up/Pull down ratios, Alternate forms of pull up, CMOS inverter, BiCMOS inverter, Latch-up in CMOS circuits

<u>UNIT - II</u> (9)

MOS Circuit Design Processes: MOS layers, Stick diagrams - nMOS design style and CMOS design style, Lambda based design rules and Layout diagrams

Basic Circuit Concepts: Sheet resistance, Area capacitances of layers, Delay unit, Inverter delays, Rise time and Fall time estimation

UNIT - III (9)

Data path Subsystems: Introduction, Addition/Subtraction, One/Zero Detectors, Comparators, Counters, Boolean logical operations, Coding, Shifters, Multiplication, Division and Parallel-prefix computations

Subsystem Design and Layout: Architectural Issues, Switch Logic, Gate Logic, Examples of Structured Design, Clocked Sequential Circuits and System Considerations

UNIT - IV (9)

Verilog HDL: Hierarchical Modeling Concepts, Basic concepts - Data types, Modules and ports, Gate level modeling, Dataflow modeling, Behavioral modeling, Design examples of Combinational and Sequential circuits, Switch level modeling, Tasks and Functions

Text Books:

- [1] Neil H. E. Weste, David Harris and Ayan Banerjee, *CMOS VLSI Design A Circuits and Systems Perspective*, 3rd ed., New Delhi: Pearson Education, 2005. (Chapters 1 to 4, 8,9)
- [2] Douglas A Pucknell and Kamran Eshraghian, *Basic VLSI Design*, 3rd ed., New Delhi: PHI, 2008. (Chapters 1 to 6)
- [3] Samir Palnitkar, Peter Flake, Verilog HDL –Guide to Digital Design and Synthesis, Pearson Education, 3rd Edition, 2003. (PART-I: Chapters 2 to 8)

Reference Books:

[1] John P Uyemura, Chip Design for Submicron VLSI: CMOS Layout and Simulation, 2nd ed., Thomson /Nelson, 2010

Course Learning Outcomes (COs):

On completion of this course, students will be able to...

- CO1: discuss the concepts of oxidation, photolithography & deposition techniques used in the fabrication process and assess the basic electrical properties of MOS transistors
- CO2: construct the stick diagrams & mask layouts using design rules and estimate the sheet resistance, area capacitances of layers & time delays of MOS transistors
- CO3: build the data path subsystems using structured design principles
- CO4: develop Verilog programs for digital circuits using behavioral, dataflow, gate and switch levels of abstraction

	СО	PO1	PO2	PO 3	PO 4	PO 5	PO 6	PO 7	PO 8	PO 9	PO 10	PO 11	PO 12	PS O1	PS O2
CO1	U18EC605.1	2	2	1	1		1	1	1	1	1		1	2	2
CO2	U18EC605.2	2	2	1	1		1	1	1	1	1		1	2	2
CO3	U18EC605.3	2	2	1	1		1	1	1	1	1		1	2	2
CO4	U18EC605.4	2	1	1	1	1	1	1	1	1	1		1	2	2
U	18EC605	2	1.75	1	1	1	1	1	1	1	1		1	2	2

KAKATIYA INSTITUTE OF TECHNOLOGY & SCIENCE:WARANGAL-15 DEPARTMENT OF ELECTRONICS & COMMUNICATION ENGINEERING

Date: 13.06.2020

CIRCULAR

The faculty members are requested to go through the following circulars related to departmental activities completed till now.(Enclosed to this circular).

A. Circulars related to Electronics Communication and Instrumentation (ECI) course:

- 1. Revised Action plan for finalizing the syllabi of B.Tech-II year (III & IV semesters of ECI branch.
- 2. Prepare effective CO's inline with PO's and PSO's (check for reference copy of Mini project prepared by principal sir)
- 3. Minutes of the Meeting (MoM) of ECI virtual BoS meeting on 06.06.2020.
- 4. Minutes of the Meeting (MoM) of ECI virtual SSPC meeting on 09.06.2020.
- 5. Final draft of ECI scheme.
- 6. CCPC committees for B.Tech ECI-II year (III & IV semesters).

B. Circulars related to Electronics and Communication Engineering (ECE) course:

- Revised Action plan for finalizing the syllabi of B.Tech-III year (V & VI semesters) of ECE branch.
- 2. Minutes of the Meeting (MoM) of Virtual Internal BoS of ECE held on 30.05.2020.
- 3. Final draft scheme of B.Tech ECE.
- 4. Syllabus of URR18 B.Tech.(ECE), V and VI semesters.
- 5. Virtual External BoS meeting of B.tech (ECE) scheduled on 14.06.2020 at 10.30am.
- 6. MoU for Center of Excellence (CoE)- BLACKBUCK.

S.No.	Faculty Name	Designation	Signature
1	Dr.G.Raghotham Reddy	Professor	13/20/2
2	Smt. S.P. Girija	Assoc. Professor	April 1 d rose
3	Sri E. Suresh	Assoc. Professor	320
4	Smt. A. Vijaya	Assoc. Professor	17/6/20
5	Dr. M.Raju	Assoc. Professor	MROCATOLON
6	Dr.V. Venkateshwar Reddy	Assoc. Professor	VIOV:3/6/20
7	Sri B. Komuraiah	Asst. Professor	CON 3/6/2
8	Sri A. Srinivas	Asst. Professor	A. 801316 1020
9	Sri K. Ramudu	Asst. Professor	O Kalab
10	Mr. Syed Zaheeruddin	Asst. Professor	1 (9/0)
11	Sri B.Narasimha	Asst. Professor	Dr
12	Sri P.Chiranjeevi	Asst. Professor	Euro
13	Sri V. Raju	Asst. Professor	also V
14	Sri D. Venu	Asst. Professor	gey 306 20 h
15	Sri R. Srikanth	Asst. Professor	106/2020 106/2020
16	Dr. M. Chandrasekhar	Asst. Professor	2020
17	Sri S. Pradeep Kumar	Asst. Professor	po f
18	Sri J. SheshagiriBabu	Asst. Professor	306/20
19	Sri A.Pavan	Asst. Professor	A13620
20	Dr.K.Soujanya	Asst. Professor	Carlangele 6/2020

21	Dr. B. Dhanalaxmi	Asst. Professor	12 216/20
22	Sri P.Yugander	Asst. Professor	Postro
23	Sri Ch.Pavan Kumar	Asst .Professor	803 8120
24	Smt. E.Susmitha	Asst .Professor	enitte 1/20
25	Mr. Md.AbdulMuqueem	Asst .Professor	12306 Las
26	Sri V. Shobhan Reddy	Asst .Professor	13/6/20
27	Sri G. Kranthi Kumar	Asst .Professor	Gilerandiz-6-1000
28	Sri D.Santhosh Kumar	Asst .Professor	880 K2
29	Sri D.SrinivasRao	Asst. Professor	1012

Head, Dept. of ECE

KAKATIYA INSTITUTE OF TECHNOLOGY & SCIENCE: WARANGAL-15 DEPARTMENT OF ELECTRONICS & COMMUNICATION ENGINEERING

No: Covid 19/36/ECE/KITS/2020

Submitted to the Principal:

Sub: Formation of Course Content Preparation Committee (CCPC) B.Tech ECI II Year (3rd & 4th semester) URR - 18 - Reg.

Ref: No. 36/OP/KITS/2020 dated on 20.01.2020.

With reference to the above cited, the following committees are formed to prepare the course content of B.Tech ECI II Year (3rd & 4th semester) of URR-18 scheme. The preparation of the draft course content by the respective CCPC (including Course Code, Semester, Content of 4-units, Text Books, Reference Books, Manuals for Lab courses, Course worksheet, Corse Learning Objectives (LOs), Course Outcomes (COs), Course Articulation Matrix(CAM)) is to be submitted on or before 15.06.2020.

Course Content Preparation Committee (CCP	c(CAM)) is to be submitted on or before 15.06.2020.
Dr.B.Rama Devi, Chairman	
Prof. G. Ragotham Reddy, Convener	U18OE303E: Microprocessors
Smt S.P. Girija, Member	U18OE311E: Microprocessors Lab
Dr K Sivani, Member	U18CI406: Microprocessors Microcontrollers and Interfacing
Sri B Jeevan, Member	interracing
Dr.B.Rama Devi, Chairman	1/18C1304: C:
Smt A.Vijaya, Convener	U18CI304: Signals Systems and Random Processes
Sri D.Venu, Member	
Dr. K. Venu Madhav, Member	
Dr. K. Srinivas, Member	
Dr.B.Rama Devi, Chairman	LI10CI400 A 1 CI A
M.Raju, Convener	U18CI408: Analog Circuits Laboratory
E.Suresh, Member	
Prof. M. Sreelatha, Member	
Sri B. Krishna Sandeep, Member	
Dr.B.Rama Devi, Chairman	LI19C120C. M
Sri M Raghuram, Convener	U18CI306: Measurements and Sensors
Sri B Shashikanth, Member	U18CI308: Measurements and sensors Laboratory
Sri B. Venu Maheshwar Rao, Member	
Dr.B.Rama Devi, Chairman	LIACHOR E
Dr.V.Venkateshwar Reddy, Convener	U18CI403: Fundamentals of EMTL & AWP
Sri A.Srinivas, Member	
Dr.M.Chandrasekhar, Member	
Or K Srinivas, Member	
Smt B Smitha, Member	
Dr.B.Rama Devi, Chairman	LI19CI40E.C: 1.D.
ri B. Narsimha, Convener	U18CI409: Signal Processing and Applications
Fri R. Srikanth, Member	U18CI409: Signal Processing and Applications Laboratory
omt R Nirmala Devi,	Laboratory
ri B Shashikanth, Member	
Dr.B.Rama Devi, Chairman	1119C1407. Pro
ri K. Ramudu, Convener	U18CI407: Programming with Python Laboratory
ri Rajashekar Thotha(industrial Expert)	
Prof. Shankar, Member (special Invited)	
Dr. K. Venu Madhav, Member	
ms of reference for the CCPC:	

Terms of reference for the CCPC:

- 1. Preparation of Course Learning Objectives (LOs)
- 2. Preparation of Course Outcomes (COs)
- 3. Identification of Text Books/Reference Books
- 4. Finalization of Course Content
- 5. Preparation of Course Articulation Matrix (CAM)
- 6. Teaching Schedule (with period wise topics)

Dr. B. Rama Devi Head, Dept. of ECE

Date: 10.06.2020

KAKATIYA INSTITUTE OF TECHNOLOGY & SCIENCE, WARANGAL-15 OFFICE OF THE PRINCIPAL



No.

/OP/KITS/2020

Date: 24/05/2020

CIRCULAR

Revised Action Plan for Finalizing the Scheme (for all semesters) & Syllabi of B.Tech - II year (III & IV semesters) of CSN & ECI branches under URR-18 scheme

S. No.	Action	Due (on or before)
1.	Conduction of First Joint meeting of SSPC-CSN & SSPC-ECI:	
	Agenda:	
	 Finalization of the draft Scheme (for all semesters) of B.Tech. (CSN) & B.Tech. (ECI) branches under URR-18 scheme 	
	 Guidelines for draft scheme preparation & draft course content preparation 	31.05.2020
	To contact external BoS members and inform in advance about the proposed virtual BoS meeting as per item detailed at S.No. 3	(Sun)
	Adopting Programme Outcomes (POs) of NBA	
	Formulation of Programme Specific Outcomes (PSOs)	
	 Dean AA is requested to prepare MoM in detail, with Resolutions of Joint SSPC meeting 	
2.	Mail Communication to External / Internal BoS Members of CSN & ECI:	31.05.2020
	 To mail the agenda of proposed First Virtual BoS meeting (by concerned HoD) 	(Sun)
3.	 Conduction of First Virtual BoS meeting of BoS-CSN & BoS-ECI: Agenda: Finalization of courses for B.Tech. (CSN) & B.Tech. (ECI) programmes Seek inputs from external BoS members on the essential content to be included in finalised courses along with appropriate standard text and reference books Adapting Programme Outcomes (POs) of NBA Approval of Formulated Programme Specific Outcomes (PSOs) To inform and request BoS members about the proposed second virtual BoS meeting as per item detailed at S.No. 11 * HoDs of CSN & ECI are requested to prepare MoMs in detail, with final copy including Suggestions by External BoS Members & Resolutions of First virtual BoS meeting 	06.06.2020 (Sat)
4.	Conduction of second Joint meeting of SSPC-CSN & SSPC-ECI: Agenda: Presentation by concerned HoDs on BoS approved Schemes of B.Tech. (CSN) & B.Tech. (ECI) Discussion on suggestions given by external BoS members	08.06.2020 (Mon)
5.	Mail Communication to External BoS Members of CSN & ECI: ■ Finalized scheme of B.Tech. (CSN) & B.Tech. (ECI) under URR-18 to be submitted to External Members (by concerned HoD)	09.06.2020 (Tue)

S. No.	Action	D /
		Due (on
11.	Conduction of Second Virtual BoS meeting of BoS-CSN & BoS-ECI:	or before)
	Agenda:	
	Approval of syllabi of all courses of III & IV semesters for B.Tech. (CSN) &	
	b. rech. (ECI) programmes	
	Request external BoS members to acknowledge the approval of finalised	20.06.2020
	synable unough email to concerned HoD	()
	* HoDs of CSN & ECI are requested to prepare MoMs in detail, with final copy including	
	Suggestions by External BoS Members & Resolutions of Second virtual BoS meeting	
12.	Submission of BoS approved copy of syllabi of B.Tech III sem & IV sem courses	
	with the first of	
	Bos approved copy (including the approval acknowledgement emails from external	
	boo members) of complete syllabi under URR-18 of B. Tech III sem & IV som courses	
	of Ect & CSN branches along with final copy of MoM are to be mailed to	
	principal@kitsw.ac.in	
	(including - Course Code, Semester, content of 4-units, Text Books, Reference Books, Manuals for Lab courses Courses Westerland Courses	23.06.2020
	Manuals for Lab courses, Course Worksheet, Course Learning Objectives (LOs), Course Outcomes (COs), CAM)	(Tue)
	(A copy to be mailed to deanaa@kitsw.ac.in)	
	(Soft copy to be saved in the following format:	
	URR18_DeptName_BranchName_3&4sem_BoSApproved_ModifiedDate	
	Ex: URR18_CSE_CSN_3&4sem_BosApproved_24June2020)	
13.	Mail Communication to External / Internal AC Members:	
	 To mail the agenda of proposed Virtual AC meeting (by Dean AA) 	24.06.2020 (Wed)
14.	Conduction of Virtual AC Meeting:	
	To approve the syllabi of B.Tech III sem & IV sem courses of CSN & ECI branches	
	[1] 2018 (전부프로그램 10) 2017 (전) 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1	04.07.2020
	To approve the syllabi of B.Tech V sem & VI sem courses of all branches (other than CSN & ECI) under URR-18	(Sat)
	Dean AA is requested to prepare MoM in detail with B	
	 Dean AA is requested to prepare MoM in detail, with Resolutions of virtual AC meeting 	

Sd/PRINCIPAL

To

HoDs of CSE & ECE

Copy to: 1. Secretary & Correspondent

2. All Deans

3. Members of SSPC-ECI & SSPC CSN

VISION AND MISSION OF THE INSTITUTE

Vision:

To make our students technologically superior and ethically strong by providing quality education
with the help of our dedicated faculty and staff and thus improve the quality of human life

Mission:

- To provide latest technical knowledge, analytical and practical skills, managerial competence and interactive abilities to students, so that their employability is enhanced.
- To provide a strong human resource base for catering to the changing needs of the Industry and Commerce.
- To inculcate a sense of brotherhood and national integrity.

VISION AND MISSION OF THE DEPARTMENT (ECE)

Vision:

 Develop the department into a full-fledged center of learning in various fields of Electronics and Communication Engineering in pursuit of excellence in Education, Research, Entrepreneurship and Technological services to the society

Mission:

- Imparting quality education to develop innovative and entrepreneurial professionals fit for globally competitive environment
- To nurture the students in the field of Electronics and Communication Engineering with an overall back-ground suitable for attaining a successful career in higher education, research and industry

Program Educational Objectives (PEOs)

The PEO's of the B.Tech (Electronics and Communication Engineering) program are focused on making our graduates technologically superior and ethically strong

- **PEO-I:** Building on fundamental knowledge, graduate should continue develop technical skills within and across disciplines in Electronics and Communication Engineering for productive and successful career maintaining professional ethics
- **PEO-II:** Graduates should develop and exercise their capabilities to demonstrate their creativity in engineering practice and team work with increasing responsibility and leadership
- **PEO-III:** Graduates should refine their knowledge and skills to attain professional competence through lifelong learning such as higher education, advanced degrees and professional activities

U18EC610MINI PROJECT

ExaminationScheme:

Class:B.Tech.VI - Semester

Branch: Electronics and Communication Engineering (ECE)

TeachingScheme:

L	T	P	С
-	- 1	-	2

Continuous Internal Evaluation	100 marks
End Semester Examination	-

Course LearningObjectives(LOs):

This course will develop students' knowledge on /in...

LO1: implementing a project independently by applying knowledge to practice

LO2: literature review and well-documented report writing

LO3: creating PPTs and effective technical presentation skills

LO4: writing technical paper in scientific journal style & format and creating video pitch

Student has to take up independent mini project on innovative ideas, innovative solutions to common problems using their knowledge relevant to courses offered in their program of study, which would supplement and complement the program assigned to each student.

Guidelines:

- 1. The HoD shall constitute a Department Mini Project Evaluation Committee (DMPEC)
- 2. DMPEC shall allot a faculty supervisor to each student for guiding on (i) selection of topic (ii) literature survey and work to be carried out (iii) preparing a report in proper format and (iv) effective mini project oral presentation
- 3. There shall be only Continuous Internal Evaluation (CIE) for mini project
- 4. The CIE for seminar is as follows:

Assessment						
Mini Project Supervisor Assessment	20%					
Working model / process / software package / system developed	20%					
Mini Project report	20%					
Mini Project paper	10%					
Video pitch	10%					
DMPEC Assessment: Oral presentation with PPT andviva-voce	20%					
Total Weightage:	100%					

Note: It is mandatory for the student to appear for oral presentation and viva-voce to qualify for course evaluation

- (a) Mini Project Topic: The topic should be interesting and conducive to discussion. Topics may be found by looking through recent issues of peer reviewed Journals / Technical Magazines on the topics of potential interest
- (b) **Working Model**: Each student is requested to develop a working model / process / system on the chosen work and demonstrate before the *DMPEC* as per the dates specified by *DMPEC*
- (c) **Report:** Each student is required to submit a well-documented report on the chosen seminar topic as per the format specified by *DMPEC*
- (d) Anti-Plagiarism Check: The seminar report should clear plagiarism check as per the Anti-Plagiarism policy of the institute
- (e) **Presentation:** Each student should prepare PPT with informative slides and make an effective oral presentation before the *DMPEC* as per the schedule notified by the department

(f) Video Pitch: Each student should create a pitch video, which is a video presentation on his / her mini project. Video pitch should be no longer than 5 minutes by keeping the pitch concise and to the point, which shall also include key points about his / her business idea / plan (if any) and social impact

(g) The student has to register for the Mini project as supplementary examination in the

following cases:

i) he/she is absent for oral presentation and viva-voce

ii) he/she fails to submit the report in prescribed format

- iii) he/she fails to fulfill the requirements of Mini project evaluation as per specified guidelines
- (h) i) The CoE shall send a list of students registered for supplementary to the HoD concerned
 - ii) The DSEC, duly constituted by the HoD, shall conduct Mini project evaluation and send the award list to the CoE within the stipulated time

Course Learning Outcomes(COs):

On completion of this course, students will be able to...

CO1:apply knowledge to practice to design & conduct experiments and utilize modern tools for developing working models / process / system leading to innovation & entrepreneurship

CO2:demonstrate the competencies to perform literature survey, identify gaps, analyze the problem and prepare a well-documented Mini project report

CO3:make an effective oral presentation through informative PPTs, showing knowledge on the subject & sensitivity towards social impact of the Mini project

CO4:write a "Mini project paper" in scientific journal style & format from the prepared Mini project report and create a video pitch on Mini project

	СО	PO 1	PO 2	PO 3	PO 4	PO 5	PO 6	PO 7	PO 8	PO 9	PO 10	PO 11	PO 12	PSO 1	PSO 2
CO1	U18EC610.1	1	1	2	2	1	1	1	2	2	2	1	2	2	-
CO2	U18EC610.2	1	1	-	2	-	-	-	2	2	2	-	2	1	2
CO3	U18EC610.3	-	-	-	_	-	-	1	2	2	2	_	2	2	2
CO4	U18EC610.4	_	-	-	-	- "	_	_	2	2	2	_	2	_	1.
	U18EC610	1	1	2	2	1	1	1	2	2	2	1	2	1.67	1.67

KAKATIYA INSTITUTE OF TECHNOLOGY & SCIENCE: WARANGAL-15 DEPARTMENT OF ELECTRONICS & COMMUNICATION ENGINEERING

Date: 13.06.2020

CIRCULAR

This is for your kind information that virtual external BoS meeting to approve the syllabi of all courses of B.Tech(ECE) -V sem & VI sem under URR-18 is scheduled on 14.06.2020(Sunday)) at 10.30am in the Analog and Digital Simulation Laboratory B-VI-208.

BOS Members:

8. Dr. V. Venkateshwar Reddy Assoc. Prof. of ECE Dept. KITSW

1.	Dr. B. Rama Devi Prof. & Head, Dept. of ECE, KITS, Warangal	 Chairperson, BoS of ECE Per Det
2.	Dr. K. Ashoka Reddy Prof. of ECE, KITS, Warangal	 Member (3/06/2010)
3.	Dr. G.Raghotham Reddy Prof. of ECE, KITS, Warangal	 Member (3)
4.	Smt. S. P. Girija Assoc. Prof. of ECE Dept. KITSW	 Member Goods 13/6/2010.
5.	Sri E.Suresh Assoc. Prof. of ECE Dept. KITSW	 Member Spunds
6.	A.Vijaya Assoc. Prof. of ECE Dept. KITSW	 Co-Opted member
7.	Dr. M. Raju Assoc. Prof. of ECE Dept. KITSW	 Co-Opted member The 1318
8.	Dr. V.Venkateshwar Reddy	 Co-Opted member (Virtual)

KAKATIYA INSTITUTE OF TECHNOLOGY & SCIENCE: WARANGAL-15 DEPARTMENT OF ELECTRONICS & COMMUNICATION ENGINEERING

Date: 13.06.2020

CIRCULAR

This is for your kind information that virtual external BoS meeting to approve the syllabi of all courses of B.Tech(ECE) -V sem & VI sem under URR-18 is scheduled on 14.06.2020(Sunday)) at 10.30am in the Analog and Digital Simulation Laboratory B-VI-208.

BOS Members:

			2000
1.	Dr. B. Rama Devi Prof. & Head, Dept. of ECE, KITS, Warangal		Chairperson, BoS of ECE Per 12106/2010
2.	Dr. K. Ashoka Reddy Prof. of ECE, KITS, Warangal		Member (3)06/200
3.	Dr. G.Raghotham Reddy Prof. of ECE, KITS, Warangal		Member (3)
4.	Smt. S. P. Girija Assoc. Prof. of ECE Dept. KITSW		Member (13)6/2020.
5.	Sri E.Suresh Assoc. Prof. of ECE Dept. KITSW		Member Spuls
6.	A.Vijaya Assoc. Prof. of ECE Dept. KITSW	_	Co-Opted member
7.	Dr. M. Raju Assoc. Prof. of ECE Dept. KITSW		Co-Opted member Thomas 1316
8.	Dr. V.Venkateshwar Reddy Assoc. Prof. of ECE Dept. KITSW		Co-Opted member (Virtual)

Head, Dept. of ECE

BOS Members Present

		Dell'sott
1.	Dr. B. Rama Devi Prof. & Head, Dept. of ECE, KITS, Warangal	 Chairperson, BoS of ECE
2.	Dr. K. Ashoka Reddy Prof. of ECE, KITS, Warangal	 Member
3.	Dr. G.Raghotham Reddy Prof. of ECE, KITS, Warangal	 Member 1000
4.	Smt. S. P. Girija Assoc. Prof. of ECE Dept. KITSW	 Member Member 1406 2020 Member Member
5.	Sri E.Suresh Assoc. Prof. of ECE Dept. KITSW	 Member 3 Au
6.	Sri Surya Kanth V Gangasetty Professor, IIIT, Hyderabad	 External Member
7.	Dr.L.Anjaneyulu Professor & Head, Dept. of ECE, NIT, Warangal	 External Member
8.	Prof. T. Srinivasulu Dean faculty of eng. KUCE, & PRINCIPAL-UCETW KU-Warangal	 External Member
9.	Sri Guntha Guptha Senior Staff Engineer Manager, Qualcomm	 External Member
10.	Dr. Vijender Basi Reddy Scientist, ISRO, Hyderabad	 External Member
11.	Dr. G Sanath Kumar Deputy Director, Central Institute of Tool Design (CITD), Hyderabad	 External Member
12.	V.Madhan Kumar Lead Physical Design Engineer, Cerium Systems Pvt Ltd, Bangalore Synopsys, Kondapur, Kothaguda, Hyderabad, Telangana) (M.Tech 2009-11)	External Member
13.	A.Vijaya Assoc. Prof. of ECE Dept. KITSW	 Co-Opted member
	Dr. M. Raju Assoc. Prof. of ECE Dept. KITSW	 Co-Opted member
	Dr. V.Venkateshwar Reddy Assoc. Prof. of ECE Dept. KITSW	 Co-Opted member Wreddy

This is for your favour of information.



autonomous Institute under Kakatiya University , Waran (Approved by AICTE, New Delhi; Recognised by UGC under 2(f) & 12(B); Sponsored by EKASILA EDUCATION SOCIETY) Opp: Yerragattu Gutta, Hasanparthy (Mandal), WARANGAL - 506 015, Telangana, INDIA.

NAAC - 'A' Grade accredited Institute (CGPA: 3.21)

MHRD NIRF-2019 Rank - 180

e-mail: principal.kitswgl@gmail.com

(c): +91 870 2564888

Date: 09.06.2020

To Prof. T. Srinivasulu, Professor in ECE Department of Electronics and Communication Engineering Kakativa University College of Engineering and Technology, Kakatiya University, Warangal-506009, India. Dean (Faculty of Engineering & Technology), Kakatiya University.

Dear Sir/Madam,

Sub: KITSW - Virtual Board of Studies meeting - Electronics and Communication Engineering - B.Tech (ECE) - Finalization of syllabi of B.Tech V Semester & VI Semester under URR18_14.06.2020 (Sunday) - 10.30 AM-request-Reg

Greetings!

Kakatiya Institute of Technology & Science (KITSW), Warangal is thriving continuously to provide quality education. The institute has taken up the initiative for curriculum revision of B.Tech program under URR 18 regulations in the academic year 2017-2018.

In this regard, the Department of Electronics and Communication Engineering has revised the scheme of instructions in 2018 and semester wise syllabi are being finalized every year by conducting BoS meetings periodically.

Sir, this is to bring to kind notice that syllabi of B.Tech(ECE) V & VI Semesters are to be finalized before commencement of next academic year. In view of the existing COVID-19 pandemic and the health crisis; a virtual BoS meeting is scheduled to be held tentatively on 14.06.2020 (Sunday)

You are therefore requested to kindly make it convenient to attend the Virtual Board of Studies meeting of Electronics and Communication Engineering scheduled on 14.06.2020 (Sunday) - 10.30 AM. The details of appropriate tool shall be communicated in due course.

Thank you for your continued support

Dr. B. Rama Devi

Dr. B. RAMA DEVI Head of the Departme (Chairperson, BoS, ECE Dept.) Electronics & Communication Engineering

Kakatiya Institute of Technology & Science (KITS) WARANGAL, TELANGANA-506015



(An Autonomous Institute under Kakatiya University, Warangal) (Approved by AICTE, New Delhi; Recognised by UGC under 2(f) & 12(B); Sponsored by EKASILA EDUCATION SOCIETY) Opp: Yerragattu Gutta, Hasanparthy (Mandal), WARANGAL - 506 015, Telangana, INDIA.

काकतीय प्रैद्योगिकी एवं विज्ञान संस्थान, वरंगल - ५०६ ०९५ కాకతీయ సాంకేతిక విజాన శాస్త్ర విద్వాలయం, వరంగల్

o - xoe our

NAAC - 'A' Grade accredited Institute (CGPA: 3.21)

MHRD NIRF-2019 Rank - 180

website: www.kitsw.ac.ir

e-mail: principal.kitswgl@gmail.com

(c): +91 870 2564888

Cell: +91 73825 20585

Date: 09.06.2020

To Sri Guntha Guptha, Senior Staff Engineer Manager, Qualcomm.

Dear Sir,

Sub: KITSW - Virtual Board of Studies meeting - Electronics and Communication Engineering - B.Tech (ECE) - Finalization of syllabi of B.Tech V Semester & VI Semester under URR18_14.06.2020 (Sunday) - 10.30 AM-request-Reg

Greetings!

Kakatiya Institute of Technology & Science (KITSW), Warangal is thriving continuously to provide quality education. The institute has taken up the initiative for curriculum revision of B.Tech program under URR 18 regulations in the academic year 2017-2018.


In this regard, the Department of Electronics and Communication Engineering has revised the scheme of instructions in 2018 and semester wise syllabi are being finalized every year by conducting BoS meetings periodically.

Sir, this is to bring to kind notice that syllabi of B.Tech(ECE) V & VI Semesters are to be finalized before commencement of next academic year. In view of the existing COVID-19 pandemic and the health crisis; a virtual BoS meeting is scheduled to be held tentatively on 14.06.2020 (Sunday)

You are therefore requested to kindly make it convenient to attend the Virtual Board of Studies meeting of Electronics and Communication Engineering scheduled on 14.06.2020 (Sunday) - 10.30 AM. The details of appropriate tool shall be communicated in due course.

Thank you for your continued support

Yours sincerely, Dr. B. Rama Devi (Chairperson, BoS, ECE Dept.)



(An Autonomous Institute under Kakatiya University, Warangal)
(Approved by AICTE, New Delhi; Recognised by UGC under 2(f) & 12(B); Sponsored by EKASILA EDUCATION SOCIETY)
Opp: Yerragattu Gutta, Hasanparthy (Mandal), WARANGAL - 506 015, Telangana, INDIA.

काकतीय प्रेद्योगिकी एवं विज्ञान संस्थान, वरंगल - ५०६ ०९५ కాకతీయ సాంకేతిక నిజాన జాస్త్ర విద్యాలయం, వరంగల్

- ROE OCH

NAAC - 'A' Grade accredited Institute (CGPA: 3.21)

MHRD NIRF-2019 Rank - 180

website: www.kitsw.ac.in

e-mail: principal.kitswgl@gmail.com

(c): +91 870 2564888

Cell: +91 73825 20585

Date: 09.06.2020

To Dr. Vijender Basi Reddy, Scientist, **ISRO**, Hyderabad

Dear Sir,

Sub: KITSW - Virtual Board of Studies meeting - Electronics and Communication Engineering - B.Tech (ECE) - Finalization of syllabi of B.Tech V Semester & VI Semester under URR18_14.06.2020 (Sunday) - 10.30 AM-request-Reg

Greetings!

Kakatiya Institute of Technology & Science (KITSW), Warangal is thriving continuously to provide quality education. The institute has taken up the initiative for curriculum revision of B.Tech program under URR 18 regulations in the academic year 2017-2018.

In this regard, the Department of Electronics and Communication Engineering has revised the scheme of instructions in 2018 and semester wise syllabi are being finalized every year by conducting BoS meetings periodically.


Sir, this is to bring to kind notice that syllabi of B.Tech(ECE) V & VI Semesters are to be finalized before commencement of next academic year. In view of the existing COVID-19 pandemic and the health crisis; a virtual BoS meeting is scheduled to be held tentatively on 14.06.2020 (Sunday)

You are therefore requested to kindly make it convenient to attend the Virtual Board of Studies meeting of **Electronics and Communication Engineering** scheduled on 14.06.2020 (Sunday) - 10.30 AM. The details of appropriate tool shall be communicated in due course.

Thank you for your continued support

Yours sincerely,

Dr. B. Rama Devi (Chairperson, BoS, ECE Dept.)



(An Autonomous Institute under Kakatiya University, Warangal) (Approved by AICTE, New Delhi; Recognised by UGC under 2(f) & 12(B); Sponsored by EKASILA EDUCATION SOCIETY) Opp: Yerragattu Gutta, Hasanparthy (Mandal), WARANGAL - 506 015, Telangana, INDIA.

काकतीय प्रेद्योगिकी एवं विज्ञान संस्थान, वरंगल - ५०६ ०९५

- xoe oox

NAAC - 'A' Grade accredited Institute (CGPA: 3.21)

MHRD NIRF-2019 Rank - 180

website: www.kitsw.ac.in

e-mail: principal.kitswgl@gmail.com

(c): +91 870 2564888

Cell: +91 73825 20585

Date: 09.06.2020

To
Dr. G. Sanath Kumar,
Deputy Director, Central Institute of Tool Design (CITD),
Hyderabad.

Dear Sir,

Sub: KITSW - Virtual Board of Studies meeting - Electronics and Communication Engineering - B.Tech (ECE) - Finalization of syllabi of B.Tech V Semester & VI Semester under URR18_14.06.2020 (Sunday) - 10.30 AM-request-Reg

Greetings!

Kakatiya Institute of Technology & Science (KITSW), Warangal is thriving continuously to provide quality education. The institute has taken up the initiative for curriculum revision of B.Tech program under URR 18 regulations in the academic year 2017-2018.

In this regard, the Department of Electronics and Communication Engineering has revised the scheme of instructions in 2018 and semester wise syllabi are being finalized every year by conducting BoS meetings periodically.

Sir, this is to bring to kind notice that syllabi of B.Tech(ECE) V & VI Semesters are to be finalized before commencement of next academic year. In view of the existing COVID-19 pandemic and the health crisis; a virtual BoS meeting is scheduled to be held tentatively on 14.06.2020 (Sunday)

You are therefore requested to kindly make it convenient to attend the Virtual Board of Studies meeting of Electronics and Communication Engineering scheduled on 14.06.2020 (Sunday) - 10.30 AM. The details of appropriate tool shall be communicated in due course.

Thank you for your continued support

Yours sincerely, Dr. B. Rama Devi

(Chairperson, BoS, ECE Dept.)



(An Autonomous Institute under Kakatiya University, Warangal) (Approved by AICTE, New Delhi; Recognised by UGC under 2(f) & 12(B); Sponsored by EKASILA EDUCATION SOCIETY) Opp: Yerragattu Gutta, Hasanparthy (Mandal), WARANGAL - 506 015, Telangana, INDIA.

काकतीय प्रेद्योगिकी एवं विज्ञान संस्थान, वरंगल - ५०६ ०९५ కాకతీయ సాంకేతిక విజాన శాస్త్ర విద్యాలయం, వరంగల్

- xoe oox

NAAC - 'A' Grade accredited Institute (CGPA: 3.21)

MHRD NIRF-2019 Rank - 180

website: www.kitsw.ac.ir

e-mail: principal.kitswgl@gmail.com

(c): +91 870 2564888

Cell: +91 73825 20585

Date: 09.06.2020

To Sri V.Madhan Kumar, Lead Physical Design Engineer, Cerium Systems Pvt Ltd, Bangalore, (Synopsys, Kondapur, Kothaguda, Hyderabad, Telangana) (M.Tech 2009-11).

Dear Sir,

Sub: KITSW - Virtual Board of Studies meeting - Electronics and Communication Engineering - B.Tech (ECE) - Finalization of syllabi of B.Tech V Semester & VI Semester under URR18_14.06.2020 (Sunday) - 10.30 AM-request-Reg

Greetings!

Kakatiya Institute of Technology & Science (KITSW), Warangal is thriving continuously to provide quality education. The institute has taken up the initiative for curriculum revision of B.Tech program under URR 18 regulations in the academic year 2017-2018.

In this regard, the Department of Electronics and Communication Engineering has revised the scheme of instructions in 2018 and semester wise syllabi are being finalized every year by conducting BoS meetings periodically.

Sir, this is to bring to kind notice that syllabi of B.Tech(ECE) V & VI Semesters are to be finalized before commencement of next academic year. In view of the existing COVID-19 pandemic and the health crisis; a virtual BoS meeting is scheduled to be held tentatively on 14.06.2020 (Sunday)

You are therefore requested to kindly make it convenient to attend the Virtual Board of Studies meeting of Electronics and Communication Engineering scheduled on 14.06.2020 (Sunday) - 10.30 AM. The details of appropriate tool shall be communicated in due course.

Thank you for your continued support

Yours sincerely, Dr. B. Rama Devi (Chairperson, BoS, ECE Dept.)



(An Autonomous Institute under Kakatiya University, Warangal)
(Approved by AICTE, New Delhi; Recognised by UGC under 2(f) & 12(B); Sponsored by EKASILA EDUCATION SOCIETY)
Opp: Yerragattu Gutta, Hasanparthy (Mandal), WARANGAL - 506 015, Telangana, INDIA.

काकतीय प्रेद्योगिकी एवं विज्ञान संस्थान, वरंगल - ५०६ ०९५ కాకత్రీయ సాంకేతిక విజాన శాస్త్ర విద్వాలయం, వరంగల్

- xoe oox

NAAC - 'A' Grade accredited Institute (CGPA: 3.21)

MHRD NIRF-2019 Rank - 180

website: www.kitsw.ac.in

e-mail: principal.kitswgl@gmail.com

(r): +91 870 2564888

Cell: +91 73825 20585

Date: 09.06.2020

To Sri Surya Kanth V Gangasetty, Professor, **IIIT**, **Hyderabad**,

Dear Sir,

Sub: KITSW - Virtual Board of Studies meeting - Electronics and Communication Engineering - B.Tech (ECE) - Finalization of syllabi of B.Tech V Semester & VI Semester under URR18_14.06.2020 (Sunday) - 10.30 AM-request-Reg

Greetings!

Kakatiya Institute of Technology & Science (KITSW), Warangal is thriving continuously to provide quality education. The institute has taken up the initiative for curriculum revision of B.Tech program under URR 18 regulations in the academic year 2017-2018.

In this regard, the Department of Electronics and Communication Engineering has revised the scheme of instructions in 2018 and semester wise syllabi are being finalized every year by conducting BoS meetings periodically.

Sir, this is to bring to kind notice that syllabi of B.Tech(ECE) V & VI Semesters are to be finalized before commencement of next academic year. In view of the existing COVID-19 pandemic and the health crisis; a virtual BoS meeting is scheduled to be held tentatively on 14.06.2020 (Sunday)

You are therefore requested to kindly make it convenient to attend the Virtual Board of Studies meeting of **Electronics and Communication Engineering** scheduled on 14.06.2020 (Sunday) - 10.30 AM. The details of appropriate tool shall be communicated in due course.

Thank you for your continued support

Yours sincerely, Dr. B. Rama Devi (Chairperson, BoS, ECE Dept.)



(An Autonomous Institute under Kakatiya University, Warangal)
(Approved by AICTE, New Delhi; Recognised by UGC under 2(f) & 12(B); Sponsored by EKASILA EDUCATION SOCIETY)
Opp: Yerragattu Gutta, Hasanparthy (Mandal), WARANGAL - 506 015, Telangana, INDIA.

काकतीय प्रेद्योगिकी एवं विज्ञान संस्थान, वरंगल - ५०६ ०९५ కాకతీయ సాంకేతిక విజ్జాన శాస్త్ర విద్యాలయం, వరంగల్

NAAC - 'A' Grade accredited Institute (CGPA: 3.21)

MHRD NIRF-2019 Rank - 180

website: www.kitsw.ac.ir

e-mail: principal.kitswgl@gmail.com

(i): +91 870 2564888

Cell: +91 73825 20585

Date: 09.06.2020

To Dr.L.Anjaneyulu, Professor & Head, Dept. of ECE, NIT, Warangal.

Dear Sir,

Sub: KITSW - Virtual Board of Studies meeting - Electronics and Communication Engineering - B.Tech (ECE) - Finalization of syllabi of B.Tech V Semester & VI Semester under URR18_14.06.2020 (Sunday) - 10.30 AM-request-Reg

Greetings!

Kakatiya Institute of Technology & Science (KITSW), Warangal is thriving continuously to provide quality education. The institute has taken up the initiative for curriculum revision of B.Tech program under URR 18 regulations in the academic year 2017-2018.

In this regard, the Department of Electronics and Communication Engineering has revised the scheme of instructions in 2018 and semester wise syllabi are being finalized every year by conducting BoS meetings periodically.

Sir, this is to bring to kind notice that syllabi of B.Tech(ECE) V & VI Semesters are to be finalized before commencement of next academic year. In view of the existing COVID-19 pandemic and the health crisis; a virtual BoS meeting is scheduled to be held tentatively on 14.06.2020 (Sunday)

You are therefore requested to kindly make it convenient to attend the Virtual Board of Studies meeting of **Electronics and Communication Engineering** scheduled on 14.06.2020 (Sunday) - 10.30 AM. The details of appropriate tool shall be communicated in due course.

Thank you for your continued support

Yours sincerely, Dr. B. Rama Devi

(Chairperson, BoS, ECE Dept.)



DEPARTMENT OF ELECTRONICS & COMMUNICATION ENGINEERING KAKATIYA INSTITUTE OF TECHNOLOGY & SCIENCE:: WARANGAL – 15 (An Autonomous Institute under Kakatiya University, Warangal)

MoM of ECE BoS

MINUTES OF THE MEETING

OF

BOARD OF STUDIES (VIRTUAL MEETING) HELD <u>AT 10:30 AM</u> ON 22.05.2021 (Saturday)

Agenda:

- Approval of Scheme of B. Tech. VII and VIII Semesters
- 2. Approval of Syllabus of B. Tech. VII and VIII Semesters Courses.
- 3. Any other item with the permission of chair.

BoS Members Present:

S. No.		Designation	Position in BoS	
1.	Dr. B. Rama Devi	HoD ECE, KITSW	Chairperson, BoS	
2.	Dr. K. Ashoka Reddy	Senior Professor of ECE Dept. KITSW	Member	
3.	Dr. G. Raghotham Reddy	Professor of ECE Dept. KITSW	Member	
4	S. P. Girija	Assoc. Prof. of ECE Dept. KITSW	Member	
5.	E. Suresh	Assoc. Prof. of ECE Dept. KITSW	Member	
6.	Sri Surya Kanth V Gangasetty	Professor, School of Computing K L University, Vaddeswaram - 522502, Guntur District, Andhra Pradesh	External Member (from renowned Academic Institute)	
7.	Dr.L.Anjaneyulu	Professor & Head, Dept. of ECE, NIT, Warangal	External Member (from renowned Academic Institute)	
8.	Prof. T. Srinivasulu	Professor in ECE Department of Electronics and Communication Engineering Kakatiya University College of Engineering and Technology, Kakatiya University, Warangal- 506009, India. Dean (Faculty of Engineering & Technology), Kakatiya University.	External Member (University Nominee)	
9.	Sri Ramesh Guptha Guntha	Senior Staff Engineer Manager, Qualcomm	External Member (from Industry)	
10.	Dr. Y. Jagan Mohan Reddy	Senior Engineering Manager, Honewell Technology Solutions Labs Pvt Ltd, Hyderabad	External Member (from Industry)	
11.	Dr. G Sanath Kumar	Deputy Director, Central Institute of Tool Design (CITD), Hyderabad	External Member (from Industry)	
12.	Sri V.Madhan Kumar	Member of technical staff, AMD India Pvt Ltd, Bangalore (M.Tech 2009-11)	External Member (Post Graduate Meritorious Alumnus Academia/Industry)	
13.	A.Vijaya	Assoc. Prof. of ECE Dept. KITSW	Co-OptedMember-1	
14.	Dr. M. Raju	Assoc. Prof. of ECE Dept. KITSW	Co-OptedMember-2	
15.	Dr. V.Venkateshwar Reddy	Assoc. Prof. of ECE Dept. KITSW	Co-OptedMember-3	

Resolutions:

- 1. Virtual BoS meeting of Electronics and Communication Engineering Department was conducted on 22.05.2021, from 10:30 am to 1:00 pm through Google meet.
- 2. The above mentioned BoS members are present and offered their valuable suggestions.


- 3. BoS members of Electronics and Communication Engineering, KITSW approved
 - a. Scheme of B. Tech. VII and VIII Semesters
 - b. Syllabus of B. Tech. VII and VIII Semesters Courses & following suggestions are to be incorporate.


S. No.	Course Code	Course Name	Suggestions made by the BoS members	Remarks
1.	U18OE701A	Disaster Management	Unanimously approved	-
2.	U18OE701B	Project Management	Unanimously approved	-
3.	U18OE701C	Professional Ethics in Engineering	Unanimously approved	-
4.	U180E701D	Rural Technology and Community Development	Unanimously approved	-
5.	U18EC702A	Data Science Engineering	Sanath Kumar: Natural Language Processing concepts to be included through Linux OS in unit 4.	Suggestions incorporated in the syllabus
6.	U18EC702B	Embedded Systems with RTOS and Applications	Dr.T. Srinivasulu: Modify the title	Suggestions incorporated in the syllabus
7.	U18EC702C	Microwave and Optical Fiber Communication	Syllabus Unanimously approved, as presented	-
8.	U18EC702M	MOOC course	Unanimously approved	-
9.	U18EC703A	Electronic System Design and Manufacturing	Syllabus Unanimously approved, as presented	-
10.	U18EC703B	VLSI Physical Design	Syllabus Unanimously approved, as presented	-
11.	U18EC703C	Digital Image Processing	Syllabus Unanimously approved, as presented	-
12.	U18EC703M	MOOC course		
13.	U18EC704	Wireless Communication and Networks	Syllabus Unanimously approved, as presented	
14.	U18EC705	Wireless Communication and Applications Lab	Dr.T. Srinivasulu: Use same name for subject and Lab Dr.Y. Jagan Mohan Reddy: 1. Use the tools like NS2, OPNET 2. Introduce experiments in WCN lab related to NS2 &OPNET	Suggestions incorporated in the syllabus
15.	U18EC706	VLSI Lab	Sanath Kumar: 1. Introduce Cadence, Matlab tools based experiments 2. Operating system changing from Windows to Linux.	Suggestions incorporated in the syllabus
16.	U18EC707	Major Project Phase - I	Unanimously approved	
17.	U18EC708	Internship Evaluation	T. Srinivasulu: Modify the title	Suggestions incorporated in the syllabus
18.	U18EC801A	Cognitive Radio Networks	Syllabus Unanimously	Зущимиз


12			approved, as presented	
19.	U18EC801B	FPGA-Based System Design	Sanath Kumar: 1. Introduce Zynq processor (Z-7000 series) for SoC applications, Introduction to High level Synthesis (HLS) concepts to be included in last unit	Suggestions incorporated in the syllabus
20.	U18EC801C	Radar and Satellite Communication	Dr.L.Anjaneyulu: 1. Merge radar clutter into information from radar signals 2. phased array radar concepts to be included in separate chapter	Suggestions incorporated in the syllabus
21.	U18EC801M	MOOC course	Unanimously approved	-
22.	U18EC802A	Cellular and Mobile Communication System	Ramesh Guptha Guntha: 4G and 5G concepts to be included in last unit	Suggestions incorporated in the syllabus
23.	U18EC802B	MEMs and NEMs	Syllabus Unanimously approved, as presented	-
24.	U18EC802C	Digital Speech Processing	Syllabus Unanimously approved, as presented	-
25.	U18EC802M	MOOC course	Unanimously approved	
26.	U18OE803A	Operations Research	Unanimously approved	-
27.	U18OE803B	Management Information Systems	Unanimously approved	_
28.	U18OE803C	Entrepreneurship Development	Unanimously approved	_
29.	U18OE803D	Forex and Foreign Trade	Unanimously approved	-
30.	U18OE803M	MOOC course	Unanimously approved	-
31.	U18EC804	Major Project - Phase - II	Unanimously approved	_

Finally, Dr. B.Rama Devi, Professor & Head and Chairperson, BoS, ECE Department, thanked all the BoS members, Principal, AAC members and faculty of Electronics and Communication Engineering Department for giving their suggestions while preparing the scheme and drafting the syllabus.

Photo Gallery of Virtual BoS Meeting held on 22.05.2021 at 10.30am though Google meet







The meeting was adjourned at 1:00pm.

Regards:
Dr.B.Rama Devi
Chairperson, BoS of ECE, KITSW
Head & Professor
Department of Electronics & Communication Engineering,

Kakatiya Institute of Technology &Science (KITSW), Yerragattu Hillock, Bheemaram, Warangal, Telangana, India-506015.

BoS Members Present:

1.	Dr. B. Rama Devi			
	Professor & HoD,	NO NO 100	Chairperson, BoS	
	Dept.of ECE, KITSW			
2.	Dr. K. Ashoka Reddy	m er en		
	Senior Professor,		Member	
	Dept.of ECE, KITSW			
3.	Dr. G. Raghotham Reddy		and the	S.
	Professor of ECE Dept. KITSW		Member Member	X
4	S. P. Girija	nor has ass	0	
	Assoc. Prof. of ECE Dept. KITSW		Member with	
5.	E. Suresh			
	Assoc. Prof. of ECE Dept. KITSW		Member 3	18
6.	Sri Surya Kanth V Gangasetty Professor,	807 MHZ 2004		
	School of Computing		External Member	
	K L University, Vaddeswaram - 522502, Guntur			
	District, Andhra Pradesh			
7.	Dr.L.Anjaneyulu		External Member	
	Professor & Head, Dept. of ECE, NIT, Warangal			
8.	Prof. T. Srinivasulu			
	Professor in ECE		External Member	
	Dept.of ECE, KUCET, KU,			
	Warangal-506009, India.			
9.	Sri Ramesh Guptha Guntha	60° NO AM	T 136 1	
	Senior Staff Engineer Manager, Qualcomm		External Member	
10.	Dr. Y. Jagan Mohan Reddy			
	Senior Engineering Manager,		F	
	Honewell Technology Solutions Labs Pvt		External Member	
	Ltd, Hyderabad			
11.	Dr. G Sanath Kumar	nos sua rate		
	Deputy Director,		F . 136 1	
	Central Institute of Tool Design (CITD),		External Member	
	Hyderabad			
12.	Sri V.Madhan Kumar	ANT DIS AND	External Member	
	Member of technical staff,			
	AMD India Pvt Ltd, Bangalore			
13.	A.Vijaya	100 pm 100		111
	Assoc. Prof. of ECE Dept. KITSW		Co-OptedMember-1	10
14.	Dr. M. Raju	sur me cue	G 0 1 1 9	PROF
	Assoc. Prof. of ECE Dept. KITSW		Co-OptedMember-2	1
15.	Dr. V.Venkateshwar Reddy Assoc. Prof. of ECE	na ia ra	0.0.1111	A Ir a dol
	Dept. KITSW		Co-OptedMember-3	10 0000

MoM of ECE BoS Virtual Meeting on 22.5.2021 & final scheme and Syllabus after incorporating suggestions



HOD ECE <hod.ece@kitsw.ac.in>

URR 18 B. Tech ECE VII & VIII Sem scheme & syllabus, MoM

8 messages

HOD ECE < hod.ece@kitsw.ac.in>

Mon, Jun 7, 2021 at 5:47 PM

To: Ashoka Reddy Komalla <kar.ece@kitsw.ac.in>, "grr.ece@kitsw.ac.in" <grr.ece@kitsw.ac.in>, "brd.ece@kitsw.ac.in"
brd.ece@kitsw.ac.in>, "spg.ece@kitsw.ac.in" <spg.ece@kitsw.ac.in>, "es.ece@kitsw.ac.in" <es.ece@kitsw.ac.in" <es.ece@kitsw.ac.in" <es.ece@kitsw.ac.in" <spg.ece@kitsw.ac.in>, Suryakanth Gangashetty <suryakanthvgangashetty@gmail.com>, "Dr.Suryakanth V Gangashetty" <svg@kluniversity.in>, LOKAM ANJANEYULU <anjan@nitw.ac.in>, "Prof. Srinivasulu Tadisetty" <drstadisetty@gmail.com>, Ramesh Gupta Guntha <rgguntha@qti.qual.comm.com>, Jaganmohan Reddy <jreddyeturu@gmail.com>, Jaganmohan Reddy <Jeyreddy@gmail.com>, sanath@citdindia.org, Madhav Kumar Vemulawada <madhavkumar1208@gmail.com>, "av.ece@kitsw.ac.in" <av.ece@kitsw.ac.in>, "mr.ece@kitsw.ac.in" <mr.ece@kitsw.ac.in>, "vvr.ece@kitsw.ac.in" <vvr.ece@kitsw.ac.in>

Cc: "kr.ece@kitsw.ac.in" <kr.ece@kitsw.ac.in>, Kranthi Kumar Gangidi <gkk.ece@kitsw.ac.in>, Office ECE <office.ece@kitsw.ac.in>

Respected BoS Members.

Greetings of the day Sir/Madam.

On behalf of management, Principal, Dept. of ECE, I personally thank all the BoS members for their wonderful support and guidance.

I am enclosing the final copies of URR 18 B.Tech ECE VII & VIII Sem scheme & syllabus with KSQ table, MoM of the BoS virtual meeting held on 22.05.2021.

I request you to approve the same. Please acknowledge the same.

Thank you. Dr. B. Rama Devi, Professor & HoD, Dept. of ECE, KITSW

Ramesh Gupta Guntha <rgguntha@gti.gualcomm.com>

Mon, Jun 7, 2021 at 5:54 PM

To: HOD ECE <hod.ece@kitsw.ac.in>, Ashoka Reddy Komalla <kar.ece@kitsw.ac.in>, "grr.ece@kitsw.ac.in" <grr.ece@kitsw.ac.in>, "brd.ece@kitsw.ac.in" <brd.ece@kitsw.ac.in>, "spg.ece@kitsw.ac.in" <spg.ece@kitsw.ac.in>, "es.ece@kitsw.ac.in" <es.ece@kitsw.ac.in>, Suryakanth Gangashetty <suryakanthygangashetty@gmail.com>, "Dr.Suryakanth V Gangashetty" <svg@kluniversity.in>, LOKAM ANJANEYULU <anjan@nitw.ac.in>, "Prof. Srinivasulu Tadisetty" <drstadisetty@gmail.com>, Jaganmohan Reddy <ireddyeturu@gmail.com>, Jaganmohan Reddy <Jeyreddy@gmail.com>, "sanath@citdindia.org" <sanath@citdindia.org>, Madhay Kumar Vemulawada <madhavkumar1208@gmail.com>, "av.ece@kitsw.ac.in" <av.ece@kitsw.ac.in>, "mr.ece@kitsw.ac.in" <mr.ece@kitsw.ac.in>, "vvr.ece@kitsw.ac.in" <vvr.ece@kitsw.ac.in>

Cc: "kr.ece@kitsw.ac.in" <kr.ece@kitsw.ac.in>, Kranthi Kumar Gangidi <gkk.ece@kitsw.ac.in>, Office ECE <office.ece@kitsw.ac.in>

Hi Rama Devi,

Gone through the Syllabus documents and meeting minutes. Approved the same.

Thank you and regards

https://mail.google.com/mail/u/0?ik=e1e50f27d8&view=pt&search=all&permthid=thread-a%3Ar-8090854946755172771&simpl=msg-a%3Ar-8095... 1/4

Suryakanth Gangashetty <suryakanthvgangashetty@gmail.com>

Mon, Jun 7, 2021 at 6:45 PM

To: Ramesh Gupta Guntha <rgguntha@qti.qualcomm.com>

Cc: HOD ECE <hod.ece@kitsw.ac.in>, Ashoka Reddy Komalla <kar.ece@kitsw.ac.in>, "grr.ece@kitsw.ac.in" <grr.ece@kitsw.ac.in>, "brd.ece@kitsw.ac.in"

'grr.ece@kitsw.ac.in', "brd.ece@kitsw.ac.in"

'es.ece@kitsw.ac.in" <es.ece@kitsw.ac.in>, "Dr.Suryakanth V Gangashetty" <svg@kluniversity.in>, LOKAM ANJANEYULU <anjan@nitw.ac.in>, "Prof. Srinivasulu Tadisetty" <drstadisetty@gmail.com>, Jaganmohan Reddy <jreddyeturu@gmail.com>, Jaganmohan Reddy <Jeyreddy@gmail.com>, "sanath@citdindia.org" <sanath@citdindia.org", Madhav Kumar Vemulawada <madhavkumar1208@gmail.com>, "av.ece@kitsw.ac.in" <av.ece@kitsw.ac.in" <vr.ece@kitsw.ac.in" <vr.ece@kitsw.ac.in" <vr.ece@kitsw.ac.in>, "kr.ece@kitsw.ac.in" <kr.ece@kitsw.ac.in>, Office ECE <office.ece@kitsw.ac.in>

Dear All

It is fine with me.

Thank you Yours Sincerely Suryakanth V Gangashetty

[Quoted text hidden]

Mon, Jun 7, 2021 at 8:22 PM

Approve.

[Quoted text hidden]

[Quoted text hidden]

[Quoted text hidden]

LOKAM ANJANEYULU <anjan@nitw.ac.in> To: HOD ECE <hod.ece@kitsw.ac.in>

Mon, Jun 7, 2021 at 8:43 PM

The scheme and MoM are approved from my side

[Quoted text hidden]

[Quoted text hidden]

[Quoted text hidden]

Dr L.Anjaneyulu, *smieee, Fie,Fiete, Lmiste, miaeng*Professor & Head, Dept of ECE
NIT,Warangal
Ph. 0870-2462435, 8332969355

Prof. Srinivasulu Tadisetty <drstadisetty@gmail.com>

Tue, Jun 8, 2021 at 8:06 PM

To: Suryakanth Gangashetty <suryakanthvgangashetty@gmail.com>

Cc: Ramesh Gupta Guntha <rgguntha@qti.qualcomm.com>, HOD ECE <hod.ece@kitsw.ac.in>, Ashoka Reddy Komalla <kar.ece@kitsw.ac.in>, "grr.ece@kitsw.ac.in" <grr.ece@kitsw.ac.in>, "brd.ece@kitsw.ac.in"
 'spg.ece@kitsw.ac.in" <spg.ece@kitsw.ac.in>, "es.ece@kitsw.ac.in" <es.ece@kitsw.ac.in>, "Dr.Suryakanth V Gangashetty" <svg@kluniversity.in>, LOKAM ANJANEYULU <anjan@nitw.ac.in>, Jaganmohan Reddy

https://mail.google.com/mail/u/0?ik=e1e50f27d8&view=pt&search=all&permthid=thread-a%3Ar-8090854946755172771&simpl=msg-a%3Ar-8095... 2/4

6/9/2021

Kakatiya Institute of Technology & Science Mail - URR 18 B.Tech ECE VII & VIII Sem scheme & syllabus, MoM

<ireddyeturu@gmail.com>, Jaganmohan Reddy <Jeyreddy@gmail.com>, "sanath@citdindia.org" <sanath@citdindia.org>, Madhav Kumar Vemulawada <madhavkumar1208@gmail.com>, "av.ece@kitsw.ac.in" <av.ece@kitsw.ac.in>, "mr.ece@kitsw.ac.in" <mr.ece@kitsw.ac.in>, "vvr.ece@kitsw.ac.in" <vvr.ece@kitsw.ac.in>, "av.ece@kitsw.ac.in" "kr.ece@kitsw.ac.in" <kr.ece@kitsw.ac.in>, Kranthi Kumar Gangidi <gkk.ece@kitsw.ac.in>, Office ECE <office.ece@kitsw.ac.in>

Prof. B. Ramadevi,

It seems okay Regards

[Quoted text hidden]

Prof. Srinivasulu Tadisetty B. Tech (ECE), M. Tech (E&I), Ph. D. LMISTE, LM ISOI, FIETE, LFBESI, SMIEEE, FLSI

Professor in ECE Department of Electronics and Communication Engineering Kakatiya University College of Engineering and Technology. Kakatiya University, Warangal-506009, India

Dean (Faculty of Engineering & Technology), Kakatiya University

G.Sanath Kumar <sanath@citdindia.org>

Wed, Jun 9, 2021 at 8:23 AM

To: Survakanth Gangashetty <survakanthygangashetty@gmail.com>, "Prof. Srinivasulu Tadisetty" <drstadisetty@gmail.com>

Cc: Ramesh Gupta Guntha <rgguntha@qti.qualcomm.com>, HOD ECE <hod.ece@kitsw.ac.in>, Ashoka Reddy Komalla "spg.ece@kitsw.ac.in" <spg.ece@kitsw.ac.in>, "es.ece@kitsw.ac.in" <es.ece@kitsw.ac.in>, "Dr.Suryakanth V Gangashetty" <svg@kluniversity.in>, LOKAM ANJANEYULU <anjan@nitw.ac.in>, Jaganmohan Reddy <ird>jreddyeturu@gmail.com>, Jaganmohan Reddy <Jeyreddy@gmail.com>, Madhay Kumar Vemulawada <madhavkumar1208@gmail.com>, "av.ece@kitsw.ac.in" <av.ece@kitsw.ac.in>, "mr.ece@kitsw.ac.in" <mr.ece@kitsw.ac.in>, "vvr.ece@kitsw.ac.in" <vvr.ece@kitsw.ac.in>, "kr.ece@kitsw.ac.in" <kr.ece@kitsw.ac.in>, Kranthi Kumar Gangidi <gkk.ece@kitsw.ac.in>, Office ECE <office.ece@kitsw.ac.in>

Dear Madam Gone through the full syllabus and approved the same. G sanath Kumar Dv.Director

Get Outlook for Android

Madhan Rao <madan454@gmail.com>

Wed, Jun 9, 2021 at 2:01 PM

https://mail.google.com/mail/u/07ik=e1e50f27d8&view=pt&search=ali&permthid=thread-a%3Ar-8090854946755172771&simpl=msg-a%3Ar-8095... 3/4

6/9/2021

Kakatiya Institute of Technology & Science Mail - URR 18 B.Tech ECE VIII & VIII Sem scheme & syllabus, MoM

To: HOD ECE <hod.ece@kitsw.ac.in>

Acknowledged and accepted the same.

Thanks & Regards, Madan

On Wed, 9 Jun, 2021, 9:37 am HOD ECE, < hod.ece@kitsw.ac.in> wrote:

Sir

On behalf of management, Principal, Dept. of ECE, I personally thank all the BoS members for their wonderful support and guidance.

I am enclosing the final copies of URR 18 B.Tech ECE VII & VIII Sem scheme & syllabus with KSQ table, MoM of the BoS virtual meeting held on 22.05.2021.

I request you to approve the same. Please acknowledge the same.

Dr. B. Rama Devi, Professor & HoD, Dept. of ECE, KITSW

[Quoted text hidden]



DEPARTMENT OF ELECTRONICS & COMMUNICATION ENGINEERING KAKATIYA INSTITUTE OF TECHNOLOGY & SCIENCE:: WARANGAL – 15 (An Autonomous Institute under Kakatiya University, Warangal)

MoM of ECE BoS

MINUTES OF THE MEETING

OF

BOARD OF STUDIES (VIRTUAL MEETING) HELD <u>AT 10:30 AM</u> ON

14.06.2020 (Sunday)

IN ANALOG AND DIGITAL SIMULATION LABORATORY OF THE DEPARTMENT

Agenda:

- Approval of Scheme of B. Tech. V, VI, VII and VIII Semesters
- 2. Approval of Syllabus of B. Tech. V & VI Semesters Courses.
- 3. Any other item with the permission of chair.

Members Present:

. No.	Name of the Member	Designation	Position in BoS
1.	Dr. B. Rama Devi	HoD ECE, KITSW	Chairperson, BoS
2.	Dr. K. Ashoka Reddy	Senior Professor of ECE Dept. KITSW	Member
3.	Dr. G. Raghotham Reddy	Professor of ECE Dept. KITSW	Member
4	S. P. Girija	Assoc. Prof. of ECE Dept. KITSW	Member
5.	E. Suresh	Assoc. Prof. of ECE Dept. KITSW	Member
6.	Sri Surya Kanth V Gangasetty	Professor, IIIT, Hyderabad,	External Member (from renowned Academic Institute)
7.	Dr.L.Anjaneyulu	Professor & Head, Dept. of ECE, NIT, Warangal	External Member (from renowned Academic Institute)
8.	Prof. T. Srinivasulu	Professor in ECE Department of Electronics and Communication Engineering Kakatiya University College of Engineering and Technology, Kakatiya University, Warangal- 506009, India. Dean (Faculty of Engineering & Technology), Kakatiya University.	External Member (University Nominee)
9.	Sri Ramesh Guptha Guntha	Senior Staff Engineer Manager, Qualcomm	External Member (from Industry)
10.	Dr. G Sanath Kumar	Deputy Director, Central Institute of Tool Design (CITD), Hyderabad	External Member (from Industry)
11.	Sri V.Madhan Kumar	Lead Physical Design Engineer, Cerium Systems Pvt Ltd, Bangalore (Synopsys, Kondapur, Kothaguda, Hyderabad, Telangana) (M.Tech 2009-11)	External Member (Post Graduate Meritorious Alumnus – Academia/Industry)
12.	A.Vijaya	Assoc. Prof. of ECE Dept. KITSW	Co-OptedMember-1
13.	Dr. M. Raju	Assoc. Prof. of ECE Dept. KITSW	Co-OptedMember-2
70.			


Resolutions:

- 1. Virtual BoS meeting of Electronics and Communication Engineering Department was conducted on 14.06.2020, from 10:30 am to 1:00 pm through Webex.
 - 2. The above mentioned BoS members are present and offered their valuable suggestions.
 - 3. BoS members of Electronics and Communication Engineering, KITSW approved
 - a. Scheme of B. Tech. V, VI, VII and VIII Semesters
 - b. Syllabus of B. Tech. V & VI Semesters Courses & made following suggestions to incorporate.

S. No.	Course Code	Course Name	Suggestions made by the BoS members	Remarks
1.	U18MH501	Universal Human Values -II	Syllabus Unanimously approved, as presented	
2.	U18EC502	Professional Elective - I / MOOC - I	Syllabus Unanimously approved, as presented	
3.	U18EC502A	Artificial Intelligence and Machine Learning with Python	Sanath Kumar: ML with Predictive maintenance from MATLAB tool box	Suggestions incorporated in the syllabus
4.	U18EC502B	Pervasive Computing	Syllabus Unanimously approved, as presented	
5.	U18EC502C	Electronic Measurements and Instrumentation	Syllabus Unanimously approved, as presented	
6.	U18EC502M	MOOC Course	Unanimously approved	Helps to get Honor B.Tech Degree
7.	U18EC503	Communication Systems	Syllabus Unanimously approved, as presented	
8.	U18EC504	Antennas and Wave Propagation	Syllabus Unanimously approved, as presented	
9.	U18EC505	Linear Integrated Circuits and Applications	Syllabus Unanimously approved, as presented	
10.	U18EC506	Microprocessors and Microcontrollers	Syllabus Unanimously approved, as presented.	
11.	U18EC507	Communication Systems Laboratory	Syllabus Unanimously approved, as presented	
12.	U18EC508	IC Applications Laboratory	Syllabus Unanimously approved, as presented	
13.	U18EC509	Microprocessors and Microcontrollers Laboratory	Syllabus Unanimously approved, as presented	
14.	U18EC510	Seminar	Syllabus Unanimously approved, as presented	
15.	U18TP601	Quantitative Aptitude and Logical Reasoning	Syllabus Unanimously approved, as presented	
16.	U18MH602	Management Economics and Accountancy	Syllabus Unanimously approved, as presented	
17.	U18EC603	Professional Elective -II /MOOC-II	Unanimously approved	
18.	U18EC603A	Industrial Internet of Things	Syllabus Unanimously approved, as presented	
19.		Woireless Sensor Networks	Syllabus Unanimously approved, as presented	

3.	L.Anjaneyul	u CMOS, optimization techni	ques are to be included	
2.	Sanath Kumar	demanded in the industry.	Procure the equipment	
1.	T.Srinivasult	 MEMs and NEMs Electronic system desi 	red for industry, to be Sug	gestions will be considered preparing the syllabus for and VIII Semester
32.	U18EC802A General Sug	Cellular and Mobile Communication System	Ramesh Guptha Guntha: Advanced mobile Communication techniques in 4G and 5G to be included T. Srinivasulu: CMC subject to be compulsory subject	Suggestions to be incorporated in the syllabus
31.	U18EC802C	VLSI Physical Design	Madan Kumar: Need lab for concept for Component placement, routing, STA	Suggestions incorporated in the syllabus, better to offe in VII Sem along with U18EC706 VLSI La
30.	U18EC706	VLSI Lab	V.Madhan Kumar & Sanath Kumar: Both Digital and mixed signal experiments to be covered	syllabus
29.	U18EC704	Wireless Communications and Networks	S.V.Guptha: Advanced Communication like 4G and 5G to be included	Suggestions to be incorporated in the syllabus
28.	U18EC703C	FPGA based system design	Protium S1 FPGA-Based Prototyping Platform to be included. Zynq processor concepts to be included. Madan Kumar: Tickle and Perl scripting languages Embededd with ARM processor replace with	Suggestions to be incorporated in the syllabus
	The following s	nuggestions to incorporate in B	Tech. VII & VIII Semester Cour Sanath Kumar: Cadence	ses
27.	U18EC610	Mini Project	approved as presented	
26.	U18EC608	Digital Signal Processing Laboratory	Syllabus Unanimously approved, as presented Syllabus Unanimously	
25.	U18EC607	Embedded Systems and Applications laboratory	Syllabus Unanimously approved, as presented	
24.	U18EE611	Control Systems	Syllabus Unanimously approved, as presented	
23.	U18EC606	Embedded Systems with ARM Processor and Applications	Ramesh Guptha Guntha: Linux based ARM processor and compiler, interfacing programs to be added Madan Kumar: Linux skills are required	Syllabus is heavy. Hence it is planned to offer Linux fundamentals in prior via internships or hands on or in CoE labs
22.	U18EC605	VLSI Circuits and Systems	be System Verilog instead of Verilog	incorporated in the syllabus
2		Digital Signal Processing and Applications	Syllabus Unanimously approved, as presented Sanath Kumar: IV-unit must	Suggestions
20.	U18EC603C	Biomedical Instrumentation	Syllabus Unanimously approved, as presented	

& Head and Chairperson, BoS, ECE Finally, Dr. B. Rama Devi, Professor Department, thanked all the BoS members, Principal, AAC members and faculty of Electronics and Communication Engineering Department for giving their suggestions while preparing the scheme and drafting the syllabus.



The meeting was adjourned at 1:00pm.

Regards:

Dr. B. Rama Devi

Chairperson, BoS of ECE, KITSW

Professor & Head,

Department of Electronics & Communication Engineering,

Kakatiya Institute of Technology &Science (KITSW),

Yerragattu Hillock, Bheemaram, Warangal, Telangana, India-506015.

BOS Members Present

1. Dr. B. Rama Devi Prof. & Head, Dept. of ECE, KITS, Warangal

2. Dr. K. Ashoka Reddy Prof. of ECE, KITS, Warangal

3. Dr. G.Raghotham Reddy Prof. of ECE, KITS, Warangal

4. Smt. S. P. Girija Assoc. Prof. of ECE Dept. KITSW

5. Sri E.Suresh Assoc. Prof. of ECE Dept. KITSW

6. Sri Surya Kanth V Gangasetty Professor, IIIT, Hyderabad

7. Dr.L.Anjaneyulu Professor & Head, Dept. of ECE, NIT, Warangal

8. Prof. T. Srinivasulu Dean faculty of eng. KUCE, & PRINCIPAL-UCETW KU-Warangal

9. Sri Guntha Guptha Senior Staff Engineer Manager, Qualcomm

10. Dr. G Sanath Kumar Deputy Director, Central Institute of Tool Design (CITD), Hyderabad

V.Madhan Kumar Lead Physical Design Engineer, Cerium Systems Put Ltd, Bangalore Synopsys, Kondapur, Kothaguda, Hyderabad, Telangana) (M.Tech 2009-11)

12. A. Vijaya Assoc. Prof. of ECE Dept. KITSW

13. Dr. M. Raju Assoc. Prof. of ECE Dept. KITSW

14. Dr. V. Venkateshwar Reddy Assoc. Prof. of ECE Dept. KITSW

This is for your favour of information.

Chairperson, BoS of ECE Peur Web

Member (2000)

Member

Member

3 RA

Member

External Member

External Member

External Member

External Member

External Member

External Member

Co-Opted member

Co-Opted member

Co-Opted member

Head, Dept. of ECE

cs Scanned with CamScanner

All other members presented virtually.



MoM of ECE BoS Virtual Meeting on 14.6.2020 & final scheme after incorporating suggetions

7 messages

HOD ECE < hod.ece@kitsw.ac.in>

Mon, Jun 15, 2020 at 9:53 PM

To: svg@iiit.ac.in, "Principal, KITSW" <principal@kitsw.ac.in>, "grr.ece@kitsw.ac.in" <grr.ece@kitsw.ac.in>, "mr.ece@kitsw.ac.in>, "mr.ece@kitsw.ac.in>, "mr.ece@kitsw.ac.in>, "mr.ece@kitsw.ac.in" <mr.ece@kitsw.ac.in>, "av.ece@kitsw.ac.in" <av.ece@kitsw.ac.in>, "vvr.ece@kitsw.ac.in" <vvr.ece@kitsw.ac.in>, "vvr.ece@kitsw.ac.in" <vvr.ece@kitsw.ac.in>, "prof. Srinivasulu Tadisetty" suryakanthvgangashetty@gmail.com, LOKAM ANJANEYULU <anjan@nitw.ac.in>, "Prof. Srinivasulu Tadisetty" <dreaty@gmail.com>, Ramesh Gupta Guntha <rgguntha@qti.qualcomm.com>, citdcadcam@citdindia.org, dy.directortrg@citdindia.org, madan454@gmail.com

Respected ECE BoS members, PFA of MoM of ECE BoS Virtual Meeting on 14.6.2020. Enclosing the final copy of the scheme. I request all the BoS members to acknowledge it via a reply mail. Thank you.

Dr. B. Rama Devi, Professor & HoD, Dept. of ECE, KITSW

MoM ECE BoS Virtual Meeting and scheme modified 15.6.2020.pdf 1199K

Prof. Srinivasulu Tadisetty <drstadisetty@gmail.com>

Mon, Jun 15, 2020 at 10:29 PM

To: HOD ECE < hod.ece@kitsw.ac.in>

Madam

Is it revised SCHEMA? If so please indicate the page numbers where suggestions incorporated Kind regards

Prof.TS

[Quoted text hidden]

[Quoted text hidden]

The content of this email is confidential and intended for the recipient specified in message only. It is strictly forbidden to share any part of this message with any third party, without a written consent of the sender. If you received this message by mistake, please reply to this message and follow with its deletion, so that we can ensure such a mistake does not occur in the future.

Prof. Srinivasulu Tadisetty
B. Tech (ECE), M. Tech (E&I), Ph. D,
LMISTE, LM ISOI, FIETE, LFBESI, SMIEEE, FLSI

Professor in ECE

Department of Electronics and Communication Engineering Kakatiya University College of Engineering and Technology, Kakatiya University, Warangal-506009, India

Dean (Faculty of Engineering & Technology), Kakatiya University

HOD ECE < hod.ece@kitsw.ac.in>

Tue, Jun 16, 2020 at 10:06 AM

To: "Prof. Srinivasulu Tadisetty" <drstadisetty@gmail.com>

Sure, will do that.

Dr. B. Rama Devi, Professor & HoD, Dept. of ECE, KITSW HOD ECE < hod.ece@kitsw.ac.in>

Tue, Jun 16, 2020 at 10:19 AM

To: "Prof. Srinivasulu Tadisetty" <drstadisetty@gmail.com>

SIR,
PAGE 14 & 15.
THANK YOU.
Dr. B. Rama Devi,
Professor & HoD,
Dept. of ECE,
KITSW

Final MoM ECE BoS Virtual Meeting and scheme modified 15.6.2020.doc 1574K

LOKAM ANJANEYULU <anjan@nitw.ac.in>
To: HOD ECE <hod.ece@kitsw.ac.in>

I confirm the contents of MoM

On Mon, Jun 15, 2020 at 9:53 PM HOD ECE < hod.ece@kitsw.ac.in> wrote:

Dr L.Anjaneyulu Professor, Dept of ECE NIT, Warangal Ph: 0870-2462435, 8332969355 Tue, Jun 16, 2020 at 11:12 AM

Vodnala madan kumar <madan454@gmail.com>

Tue, Jun 16, 2020 at 11:43 AM

To: HOD ECE < hod.ece@kitsw.ac.in>

Cc: svg@iiit.ac.in, "Principal, KITSW" <principal@kitsw.ac.in>, "grr.ece@kitsw.ac.in" <grr.ece@kitsw.ac.in>, "spg.ece@kitsw.ac.in" <es.ece@kitsw.ac.in>, "mr.ece@kitsw.ac.in" <mr.ece@kitsw.ac.in>, "av.ece@kitsw.ac.in" <av.ece@kitsw.ac.in>, "vvr.ece@kitsw.ac.in" <vvr.ece@kitsw.ac.in>, "vvr.ece@kitsw.ac.in" <vvr.ece@kitsw.ac.in>, "prof. Srinivasulu Tadisetty" <drstadisetty@gmail.com>, Ramesh Gupta Guntha <rgguntha@qti.qualcomm.com>, citdcadcam@citdindia.org, dy.directortrg@citdindia.org

Acknowledged.

Thanks, Madan Kumar V 9966199305 To: Vodnala madan kumar <madan454@gmail.com>, HOD ECE <hod.ece@kitsw.ac.in>

Cc: "Principal, KITSW" <principal@kitsw.ac.in>, "grr.ece@kitsw.ac.in" <grr.ece@kitsw.ac.in>, "spg.ece@kitsw.ac.in>, "spg.ece@kitsw.ac.in>, "mr.ece@kitsw.ac.in" <mr.ece@kitsw.ac.in>, "mr.ece@kitsw.ac.in" <mr.ece@kitsw.ac.in>, "av.ece@kitsw.ac.in" <av.ece@kitsw.ac.in>, "vvr.ece@kitsw.ac.in" <vvr.ece@kitsw.ac.in>, "suryakanthvgangashetty@gmail.com>, LOKAM ANJANEYULU <anjan@nitw.ac.in>, "Prof. Srinivasulu Tadisetty" <drstadisetty@gmail.com>, Ramesh Gupta Guntha <rgguntha@qti.qualcomm.com>, "citdcadcam@citdindia.org" <citdcadcam@citdindia.org>, "dy.directortrg@citdindia.org" <dy.directortrg@citdindia.org>

Dear Sir/Madam
Acknowledged.
Thank you
Yours Sincerely
Dr. Suryakanth V Gangashetty
IIIT Hyderabad

Ramesh Gupta Guntha

12:39 PM (0 minutes ago)

to SVG, Vodnala, me, KITSW, grr.ece@kitsw.ac.in, spg.ece@kitsw.ac.in, es.ece@kitsw.ac.in, mr.ece@kitsw.ac.in, av.ece@kitsw.ac.in, vvr.ece@kitsw.ac.in, suryakanthvgangashetty@gmail.com, LOKAM, Srinivasulu, citdcadcam@citdindia.org, dy.directortrg@citdindia.org

Acknowledged. Thank you and regards Ramesh Gupta G

Venkateshwar Reddy Vedipala

1:11 PM (20 minutes ago)

to me

Respected HoD madam,

I am Dr V Venkateshwar Reddy, Associate Professor, in the department of ECE, KITSWarangal.

As per my knowledge, scheme and syllabus are good.

Acknowledged.

Thank you.

Dear Sir/Madam

Acknowledged.

Thank you

Yours Sincerely

Dr. Suryakanth V Gangashetty

IIIT Hyderabad

HOD ECE < hod.ece@kitsw.ac.in>

Tue, Jun 16, 2020 at 6:52 PM

To: svg@iiit.ac.in, "Principal, KITSW" <principal@kitsw.ac.in>, "grr.ece@kitsw.ac.in" <grr.ece@kitsw.ac.in>, "spg.ece@kitsw.ac.in" <spg.ece@kitsw.ac.in>, "es.ece@kitsw.ac.in" <es.ece@kitsw.ac.in>, "mr.ece@kitsw.ac.in" <mr.ece@kitsw.ac.in>, "av.ece@kitsw.ac.in" <av.ece@kitsw.ac.in>, "vvr.ece@kitsw.ac.in" <vvr.ece@kitsw.ac.in>, suryakanthvgangashetty@gmail.com, LOKAM ANJANEYULU <anjan@nitw.ac.in>, "Prof. Srinivasulu Tadisetty" <drstadisetty@gmail.com>, Ramesh Gupta Guntha <rgguntha@qti.qualcomm.com>, citdcadcam@citdindia.org, dy.directortrg@citdindia.org, madan454@gmail.com

Respected BoS members,

PFA of final scheme and syllabus with the modifications suggested by BoS members.

Thank you.

Dr. B. Rama Devi, Professor & HoD, Dept. of ECE, KITSW

3 attachments

- Final _B.Tech ECE V Sem Syllabus 16.6.2020@3PM.doc 480K
- URR18 ECE Scheme final 15.6.2020_incorporating BoS members suggetion.doc 378K
- Final_B.Tech ECE VI sem syllabus 16.6.2020@3PM.docx 174K

Deputy director TRG - < dy.directortrg@citdindia.org>

Tue, Jun 16, 2020 at 7:10 PM

To: HOD ECE < hod.ece@kitsw.ac.in>

Dear madam

After verification of the final copy it to inform you that the syllabus is approved and can be considered.

Regards

GSANATH KUMAR

Dy.director

Prof. Srinivasulu Tadisetty

Tue, Jun 16, 10:50 PM (6 hours ago)

to me

150

Seems to be okay

Regards

The content of this email is confidential and intended for the recipient specified in message only. It is strictly forbidden to share any part of this message with any third party, without a written consent of the sender. If you received this message by mistake, please reply to this message and follow with its deletion, so that we can ensure such a mistake does not occur in the future.

Prof. Srinivasulu Tadisetty
B. Tech (ECE), M. Tech (E&I), Ph. D,
LMISTE, LM ISOI, FIETE, LFBESI, SMIEEE, FLSI

Professor in ECE

Department of Electronics and Communication Engineering Kakatiya University College of Engineering and Technology, Kakatiya University, Warangal-506009, India

Dean (Faculty of Engineering & Technology), Kakatiya University

URR-18

(Applicable from the Academic Year 2018-19)

B.Tech. ELECTRONICS AND COMMUNICATION ENGINEERING (ECE) AUTONOMOUS - REVISED SCHEME & SYLLABI (URR'18)

(w.e.f. 2018-19) Of B.Tech ECE SYLLABI (I to VIII SEMESTERS)



KAKATIYA INSTITUTE OF TECHNOLOGY & SCIENCE: WARANGAL-15

(An Autonomous Institution under Kakatiya University)



KAKATIYA INSTITUTE OF TECHNOLOGY & SCIENCE: WARANGAL-15

SCHEME OF INSTRUCTIONS & EVALUATION FOR B.TECH. 4-YEAR DEGREE PROGRAMME (An Autonomous Institute under Kakatiya University, Warangal)

BRANCH : B.Tech. - CE/EEE/ECE/ECI/CSE (AI &ML) (Stream - II)

SEMESTER: FIRST

SINO Course Course	Cours	9		Pe	Periods/week		Credit		Fval	Evaluation Scheme	Schome	
<u> </u>			Course Name		(more		S		TA GI	dation	Calcula	
•				1	F	Б	Ü		CIE		ESE	Total
				1	4	4)	TA	MSE	Total		S
BSC U18MH101 Engineering Mathematics - 1	U18MH101 Engineeri	Engineeri	ng Mathematics - I	3	1	ı	4	10	30	40	09	100
ESC U18CS102 Programm	U18CS102 Programm	Programm	U18CS102 Programming for Problem Solving using C	3	1		3	10	30	40	09	100
BSC U18CH103 Engineerii	U18CH103 Engineerii	Engineeri	Engineering Chemistry	3	1	1	4	10	30	40	09	100
ESC U18ME104 Engineering Drawing	-	-	g Drawing	2	1	4	4	10	30	40	09	100
ESC U18CE105 Engineering		Engineering	Engineering Mechanics	3	1	1	4	10	30	40	09	100
ESC U18CS107 Programm Laboratory		Programm Laboratory	Programming for Problem Solving using C Laboratory	1	,	2	1	40	1	40	09	100
BSC U18CH108 Engineering Chemistry Laboratory	U18CH108 Engineerin	Engineerin	g Chemistry Laboratory	1	1	2	П	40		40	09	100
MC U18CH109 Environmental Studies*	U18CH109 Environme	Environme	ental Studies*	2	,	,		10	30	40	09	100
MC U18EA110 EAA*: Sports/Yoga/NSS	U18EA110 EAA*:Sp	EAA*:Sp	orts/Yoga/NSS	1	1	2	1	100	1	100	1	100
MC U18EA111 Universal	U18EA111 Universal	Universal	U18EA111 Universal Human Values-I (Induction Program)	1	1	1	1	ı	1	1		1
* * * * * * * * * * * * * * * * * * * *	X,	* / / / / / / / / / / / / / / / / / / /	Total	16	3	10	21	240	180	420	480	900
										-		

Note: L - Lectures; T - Tutorials; P - Practicals; CIE - Continuous Internal Evaluation; TA - Teachers Assessment;

MSE - Mid Semester Examination; ESE - End Semester Examination; EAA - Extra Academic Activity;

* indicates mandatory non-credit course

Student Contact Hours/Week (periods/week) Total Credits (C)

: 29 : 21 Credits



KAKATIYA INSTITUTE OF TECHNOLOGY & SCIENCE: WARANGAL-15

(An Autonomous Institute under Kakatiya University, Warangal)

SCHEME OF INSTRUCTIONS & EVALUATION FOR B.TECH. 4-YEAR DEGREE PROGRAMME

BRANCH : B.Tech. - CE/EEE/ECE/ECI/CSE (AI &ML) (Stream - II)

SEMESTER: SECOND

eme	rec Total	ESE Marks	60 100	60 100								
Evaluation Scheme		Total	40	40	40	40	40	40 40 40	40 40 40 40 40	40 40 40 40 40 40	40 40 40 40 40 40	40 40 40 40 40 40 100
Evaluat	CIE	MSE	30	30	30	30	30	30	30	30 30	30 30	30 30
		TA	10	10	10	10	10 10	10 10 40	10 10 40 40	01 10 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	10 10 10 40 40 40 40	10 10 10 40 40 40 40 100
Credits	(O.	4	3	4	4 6	3	4 8 4 1	4 8 9 4 1 1	4 6 4 1 1	4 8 4 1 1 1 1	4 8 4 1 1 1 1 .
ek	1	Д			1	- 2	- 2 -	. 2 . 2	. 2 . 22	. 2 . 22 2	1 2 1 2 2 2 2	
Periods/week		Н	1	1	1	1						
Peric		П	3	3	3	2 3	2 2 8	6 2 6 1	8 28	6 2 6 1 1	6 2 6 1 1 1	6 2 6 1 1 1 1 1
Course Name			Engineering Mathematics - II	Data Structures through C	Engineering Physics							
Course	Code		U18MH201	U18CS202	U18PH203							
Course	Category		BSC	ESC	BSC	BSC	BSC HSMC ESC	BSC HSMC ESC ESC	BSC HSMC ESC ESC ESC	BSC HSMC ESC ESC ESC ESC BSC	BSC HSMC ESC ESC ESC BSC BSC	BSC HSMC ESC ESC ESC BSC BSC BSC MC
SI.No			1	2	3	8 4	8 4 3	6 4 3	6 4 2 9 7	8 7 6 5 4 3	8 4 70 6 7 8 9	10

Note: L - Lectures; T - Tutorials; P - Practicals; CIE - Continuous Internal Evaluation; TA - Teachers Assessment;

MSE - Mid Semester Examination; ESE - End Semester Examination; EAA - Extra Academic Activity;

* indicates mandatory non-credit course

Student Contact Hours/ Week (periods/week) Total Credits (C)

: 29 : 22 Credits



DEPARTMENT OF ELECTRONICS & COMMUNICATION ENGINEERING KAKATIYA INSTITUTE OF TECHNOLOGY & SCIENCE:: WARANGAL - 15 (An Autonomous Institute under Kakatiya University, Warangal)

13.

SCHEME OF INSTRUCTION & EVALUATION III SEMESTER OF 4-YEAR B.TECH ECE DEGREE PROGRAM

III - Semester [Second year] [6Th+2P+1M]

		Evaluation Scheme		1 -										
	Evaluatio	CIE		TA MSE Tota	MSE 30	30 -	30 - 30 30 30 30 30 30 30 30 30 30 30 30 30	30 30 30 30 30 30 30 30 30 30 30 30 30 3	30 30 30 30 30	30 30 30 30 30 30 30 30 30 30 30 30 30 3	30 30 30 30 30 30 30 30 30 30 30 30 30 3	30 30 30 30 30 30 30 30 30 30 30 30 30 3	30 30 30 30 30 30	30 30 30 30 30 30
	Credits		-	-	4									
2000	sk sk	<u></u>			1									
Contract	week	<u> </u>			1									
	-		1		3	3	8 1 8	0 1 0 0	0 1000					
	e Course Title				Engineering Mathematics - III	Engineering Mathematics - III Soft and Interpersonal Skills	Engineering Mathematics - III Soft and Interpersonal Skills Open Elective-I	Engineering Mathematics - III Soft and Interpersonal Skills Open Elective-I Signals & Systems	Engineering Mathematics - III Soft and Interpersonal Skills Open Elective-I Signals & Systems Analog Circuits - I	Engineering Mathematics - III Soft and Interpersonal Skills Open Elective-I Signals & Systems Analog Circuits - I Switching Theory & Logic Design	Engineering Mathematics - III Soft and Interpersonal Skills Open Elective-I Signals & Systems Analog Circuits - I Switching Theory & Logic Design Network Analysis	Engineering Mathematics - III Soft and Interpersonal Skills Open Elective-I Signals & Systems Analog Circuits - I Switching Theory & Logic Design Network Analysis Analog Circuits - I Laboratory	Engineering Mathematics - III Soft and Interpersonal Skills Open Elective-I Signals & Systems Analog Circuits - I Switching Theory & Logic Design Network Analysis Analog Circuits - I Laboratory Open Elective-I based Laboratory	Engineering Mathematics - III Soft and Interpersonal Skills Open Elective-I Signals & Systems Analog Circuits - I Switching Theory & Logic Design Network Analysis Analog Circuits - I Laboratory Open Elective-I based Laboratory Total:
	Course Code				U18MH301 Eng									
	SI. No Category				BSC	2	2	AC.	U	O O				
	SI. No			_	-	2	3	2 8 4	2 8 4 5	2 8 4 2 9	2 6 4 3 2 7	8	2 6 4 6 9 7 8 6	2 2 2 2 2 2 2 2 3 3 3 3 3 3 3 3 3 3 3 3

[L= Lecture, T = Tutorials, P = Practicals & C = Credits]

	Open Elective-I:
	U180E303A: Object Oriented Programming (CSE)
11/4	U180E303B: Fluid Mechanics & Hydraulic Machines (CE)
113	U18OE303C: Fundamentals of Mechatronics (ME)
	U18OE303D: Web Programming (IT)
	U180E303F: Strength of Materials (CE)

Open Elective-I based Laboratory
U180E311A: Object Oriented Programming Lab (CSE)
U180E311B: Fluid Mechanics & Hydraulic Machines Lab (CE)
U180E311C: Mechatronics Lab (ME)
U180E311D: Web Programming Lab (IT)
U180E311F: Strength of Materials Lab (CE)

Student Contact Hours / Week (periods/week) Total Credits (C)

: 25 : 21 Credits 16



DEPARTMENT OF ELECTRONICS & COMMUNICATION ENGINEERING KAKATIYA INSTITUTE OF TECHNOLOGY & SCIENCE:: WARANGAL - 15 (An Autonomous Institute under Kakatiya University, Warangal)

÷.

IV SEMESTER OF 4-YEAR B.TECH ECE DEGREE PROGRAM SCHEME OF INSTRUCTION & EVALUATION

IV - Semester [Second year] [6Th+2P+2M]

Course Title Open Elective-II Professional English Electro Magnetic Waves and Analog Circuits - II Pulse and Digital Circuits Probability and Random Pro Digital Design Essence of Indian Traditional Analog Circuits - II Laborator Pulse and Digital Circuits Lab	Course Code Course Title U180E401 Open Elective-II U18EC403 Electro Magnetic Waves and U18EC404 Analog Circuits - II U18EC405 Pulse and Digital Circuits U18EC406 Probability and Random Pro U18EC407 Digital Design U18EC407 Digital Design U18EC408 Analog Circuits - II Laborator U18EC409 Pulse and Digital Circuits Lab		Hours Evaluation Scheme per Credits	week	T p CIE RSF	TA MSE Total	3 1 - 4 10 30 40 60 100	100	3 3 10 30 40 60	3 3 10 30 40 60	10 30 40 60	3 10 30 40 60	3 10 30 40 60	2 10 30 40 60	2 1 40 60	1 40 - 40 60	Total 20 1 6 22 250 210 460 540 1000	0 10 30
Course Title	Course Code Course Title Hours Fredits U18OE401 Open Elective-II 3 1 - 4 10 U18MH402 Professional English - - 2 1 10 U18EC403 Electro Magnetic Waves and Transmission Lines 3 - - 3 10 U18EC404 Analog Circuits - II 3 - - 3 10 U18EC405 Pulse and Digital Circuits 3 - - 3 10 U18EC406 Probability and Random Processes 3 - - 3 10 U18EC407 Digital Design 3 - - 3 1 - U18EC407 Digital Design Traditional Knowledge 2 - - 3 1 U18EC408 Analog Circuits - II Laboratory - - 2 1 40 U18EC408 Pulse and Digital Circuits Laboratory - - 2 1 40		Evaluat		E	_		-		-	+	+	\perp	+	+		_	0 40
Course Title	Course Code Course Title Hours Fredits U18OE401 Open Elective-II 3 1 4 U18DE401 Open Elective-II 3 1 4 U18DE402 Professional English - 2 1 U18EC403 Electro Magnetic Waves and Transmission Lines 3 - 3 U18EC404 Analog Circuits - II 3 - - 3 U18EC405 Pulse and Digital Circuits 3 - - 3 U18EC406 Probability and Random Processes 3 - - 3 U18EC407 Digital Design 3 - - 3 U18EC408 Analog Circuits - II Laboratory - - 2 - U18EC408 Analog Circuits - II Laboratory - - 2 - U18EC408 Pulse and Digital Circuits Laboratory - - 2 - U18EC409 Pulse and Digital Circuits Laboratory - - 2 1				D	[A] M						1.	1		1		50 21	
Course Title Course Title Professional English Electro Magnetic Waves and Transmission Lines 3	Course Code Course Title Hour Pearl U18OE401 Open Elective-II 3 1 U18MH402 Professional English - - - U18EC403 Electro Magnetic Waves and Transmission Lines 3 - - U18EC404 Analog Circuits - II 3 - - - U18EC405 Pulse and Digital Circuits 3 - - - U18EC406 Probability and Random Processes 3 - - - - U18EC406 Probability and Random Processes 3 - - - - - U18EC406 Probability and Random Processes 3 -	TZT TZIVI]	Credits			Г		1					+		1	1 4		
Course Title Course Title Professional English Electro Magnetic Waves and Transmission Lines 3	Course Code Course Title Hour Pearl U18OE401 Open Elective-II 3 1 U18MH402 Professional English - - - U18EC403 Electro Magnetic Waves and Transmission Lines 3 - - U18EC404 Analog Circuits - II 3 - - - U18EC405 Pulse and Digital Circuits 3 - - - U18EC406 Probability and Random Processes 3 - - - - U18EC406 Probability and Random Processes 3 - - - - - U18EC406 Probability and Random Processes 3 -	lo I I I	So T	ek			•	2	1		'	ı	'	,	2	2	9	
Course Title Open Elective-II Professional English Electro Magnetic Waves and Transmission Lines Analog Circuits - II Probability and Random Processes Digital Design Essence of Indian Traditional Knowledge Analog Circuits - II Laboratory Pulse and Digital Circuits Laboratory Total 20 Environmental Studies *	Course Code Course Title U18OE401 Open Elective-II U18EC403 Electro Magnetic Waves and Transmission Lines 3 U18EC404 Analog Circuits - II U18EC405 Pulse and Digital Circuits U18EC406 Probability and Random Processes 3 U18EC407 Digital Design 3 U18EC407 Digital Design 3 U18EC408 Analog Circuits - II Laboratory - 1 U18EC409 Pulse and Digital Circuits Laboratory - 1 U18EC409 Pulse and Digital Circuits Laboratory Total 20 U18CH416 Environmental Studies *		Hour	We			7	1	,		,	,	1	ı	,			,
Course Title Open Elective-II Professional English Electro Magnetic Waves and Analog Circuits - II Pulse and Digital Circuits Probability and Random Pro Digital Design Essence of Indian Traditional Analog Circuits - II Laborator Pulse and Digital Circuits Lal Analog Circuits - II Laborator Pulse and Digital Circuits Lal	Course Code Course Title U180E401 Open Elective-II U18EC403 Electro Magnetic Waves and U18EC404 Analog Circuits - II U18EC406 Probability and Random Pro U18EC409 Pulse and Digital Circuits Lal U18EC409 Pulse and Digital Circuits Lal	YCa					3	1	c	3	3	3	3	2	1	,		7
	Course Code U180E401 U18EC403 U18EC404 U18EC404 U18EC406 U18EC406 U18EC406 U18EC406 U18EC406 U18EC406 U18EC400						Open Elective-II	Professional English	Electro Magnetic Waves and Transmission Line	Analog Circuits - II	Pulse and Digital Circuits	Probability and Random Processes		Essence of Indian Traditional Knowledge	Analog Circuits - II Laboratory	Pulse and Digital Circuits Laboratory	Tol	Environmental Studies *
SI. Category No			SI.				1	2	3	4	5	9	7	8	6	10		11

sin y students Only

= Practicals & C = Credits = I utoriais, F Lecture, 1 1

Open Elective-II

U18OE401A: Applicable Mathematics (M&H)

U18OE401E: Computers Networks (IT)

U18OE401F: Renewable Energy Resources (EEE)

Student Contact Hours / Week (periods/week) Total Credits (C)

27 22 Credits



KAKATIYA INSTITUTE OF TECHNOLOGY & SCIENCE:: WARANGAL - 15 DEPARTMENT OF ELECTRONICS &COMMUNICATION ENGINEERING

(An Autonomous Institute under Kakatiya University, Warangal)

V SEMESTER OF 4-YEAR B.TECH DEGREE PROGRAM SCHEME OF INSTRUCTION & EVALUATION

5Th+3P+1MC

me	Total	Marks	100	100	100	100	100	100	100	100	100	100	1000
Sche	CCE	ESE	09	09	09	09	09	09	09	09	09	1	540
ation		Total	40	40	40	40	40	40	40	40	40	100	460
Evaluation Scheme	CIE	TA MSE Total	30	30	30	30	30	30	,	,	1	,	280 180 460 540
		TA	10	10	10	10	10	10	40	40	40	100	280
	Credits			3	3	3	3	3	1	1	1	1	19
nours per week	d	1	1	ı	ı	1	1	ı	2	2	7	2	00
week	F		1	1	1	1	1	•	1	,	1	1	ı
=	T	7	7	3	3	3	3	8	1,	1	1	1	Total: 17
- In the second			Universal Human Values - II	Professional Elective - I / MOOC - I	Communication Systems	Antennas and Wave Propagation	Linear Integrated Circuits and Applications	Microprocessors and Microcontrollers	Communication Systems Laboratory	IC Applications Laboratory	Microprocessors and Microcontrollers Laboratory	Seminar	Tot
opol common	compe come		U18MH501	U18EC502	U18EC503	U18EC504	U18EC505	U18EC506	U18EC507	U18EC508	U18EC509	U18EC510	
	Category		MC	PE	PCC	PCC	PCC	PCC	PCC	PCC	PCC	PROJ	
CI NO	ON INO		1	2	3	4	5	9	7	8	6	10	

[L= Lecture, T = Tutorials, P = Practicals & C = Credits]

Professional Elective-I / MOOC - I:

U18EC502A: Artificial Intelligence and Machine Learning with Python

U18EC502B: Pervasive Computing

U18EC502C: Electronic Measurements and Instrumentation

U18EC502M: MOOC Course

Student Contact Hours/ Week Total Credits (C)

25 (periods/week) 19 Credits

Dr.V.Venkateshwar Reddy,

Mercale

Assoc. Professor Dr. M.Raju,

Assoc. Professor

Dr. G. Raghotham Reddy, Professor

> Assoc. Professor S.P.Girija,

Smt. A. Vijaya,

Assoc. Professor

Prof. K. Ashoka Reddy, XXXX Principal

Assoc. Profess or E. Suresh,

Head, Chairperson-BoS in ECE Dr.B.RamaDevi, Professor & Deniend



DEPARTMENT OF ELECTRONICS & COMMUNICATION ENGINEERING KAKATIYA INSTITUTE OF TECHNOLOGY & SCIENCE:: WARANGAL - 15 (An Autonomous Institute under Kakatiya University, Warangal) VI SEMESTER OF 4-YEAR B.TECH DEGREE PROGRAM SCHEME OF INSTRUCTION & EVALUATION

	L									[6Th+2P+1MC]	P+1M(
Sl. No Category C		Course Code	Course T'ifle	HC	Hours per week		2,504		Evalu	Evaluation Scheme	cheme	
	1			-	F	2	Sime		CIE		0.00	Total
LICAGO		114070704		1	4			TA	MSE	Total	ESE	Marks
JMCI		01811601	Quantitative Aptitude & Logical Reasoning	2	-		1	10	30	40	09	100
HSMC		U18MH602	Management Economics & Accountancy	1 0	\pm	+	1 0	10	3	70	8	100
PE		U18EC603	Professional Flactive II / MOOC II	0	•		0	IO	30	40	9	100
DUC	-	THOTOTOM	D: :: :0:	3	1	,	m	10	30	40	09	100
7		U18EC604	Digital Signal Processing and Applications	3	-	1		10	30	40	60	100
PCC		U18EC605	VLSI Circuits and Systems	c	-	+	0 0	10	3	40	3	100
000		777			-		. 0	10	20	40	99	ODT
ESC	_	U18EE611	Control Systems	3	,	1	cc	10	30	40	09	100
PCC		U18EC606	Embedded Systems with ARM Processor and Applications	C	+	+	0 0	2 7	3	2	3	700
PCC	-	U18EC607	Embedded Cyctoms and Amilians	0	1	-	2	IIO	30	40	09	100
000	-	1740170700	Existence Opsiems and Applications laboratory	1	1	7		40	1	40	09	100
ru	-	UISECOUS	Digital Signal Processing Laboratory	,	-	0	-	40		40	60	100
PROJ		U18EC610	Mini Project		+	1 0	4 1	200		250	3	700
					+	1	1	TOO		TOO	1	100
	15		Total:	20		9	22	250	210	460	540	1000
	-		= Oching = Titomole D - D - 1: 1 0 0 0 0: 1		1	-					-	1

L= Lecture, T = Tutorials, P = Practicals & C = Credits

Professional Elective-II/MOOC -II:

U18EC603A: Industrial Internet of Things U18EC603B: Wireless Sensor Networks

U18EC603C: Biomedical Instrumentation

U18EC603M: MOOC Course

26 19 Credits Student Contact Hours / Week (periods/week) : Total Credits (C)

NASOLO BOLL

real or Dr. M.Raju,

> Dr.V.Venkateshwar Reddy, Assoc. Professor

Assoc. Professor

Smt. A. Vijaya,

Assoc. Professor

Assoc. Professor

Prof. K. Ashoka Reddy, See S Principal

> Dr. G. Raghotham Reddy, Professor

E. Suresh,

Assoc. Profess or

Head, Chairperson-BoS in ECE Dr.B.RamaDevi, Professor &



DEPARTMENT OF ELECTRONICS & COMMUNICATION ENGINEERING KAKATIYA INSTITUTE OF TECHNOLOGY & SCIENCE:: WARANGAL - 15 (An Autonomous Institute under Kakatiya University, Warangal) VII SEMESTER OF 4-YEAR B.TECH DEGREE PROGRAM SCHEME OF INSTRUCTION & EVALUATION

I4Th+2P+1MC1

			S	T			T		T	10	Г	Т	_	Т	_		Т	_
	Je Je	Total	Marks	100	100	100	2	100	200	100	100	TOO	100	000	100	100		800
	Evaluation Scheme	202	ESE	1	09	09	3	09	0,	90	60	3	09		1	,		360
	uation		Total		40	40		40	0,	40	40	Q#	40	100	100	100	T	440
	Eval	CIE	TA MSE Total	00	30	30		30	00	30	,		,		-	,		120
#			TA	7	IO	10	1	10	10	OT	40	3	40	700	TOO	100		320
	5	Creatis		0	0	က		3	0	0	-	1	1	2	0		117	17
	er	۵	•			1		•		1	2	1	7	9		7	2	77
	Hours per week	F	•			•		•		1	ı		'			ı		
	Ĥ	_	1	ď	2	<u>س</u>	c	0	ď		1		'			1		77
	Course Title			Open Elective- III	Professional Floating III /14000 m	z carconoliul Elective - III / IVIOUC-III	Professional Elective - IV / MOOC-IV	Wisclose	Wheress Communication and Networks	Wireless Commission 1 1 11 11	Theresa Communication and Applications Lab	VLSI Lab	, In	Major Project Phase – 1	Informachin Devaluation	merrising evaluation	T-E	[= [octimo T = Tritowiclo B - B
	Course Code		1118OE701	OTOOTIVIT	U18EC702	THOTOTON	UISEC/US	1118FC704	TOTOTO.	U18EC705		U18EC706	1118FC707	OTOTO!	1118FC708			Other T = T. Ott
	Category		Q.F.	70	PE	DE	IE	PCC		PCC	004	PCC	PROI	(2)	MC			[] = I orti
	SI. No		-		7	6		4		S	,	0	7		∞			

Open Elective-III: Professional Elective-III Professio	& C = Credits] Systems Professional Elective-II
U180E701A: Disaster Management	U18EC702A: Data Scien
U100E/U1B: Project Management	U18EC702B: Embedded
U100E/U1C: Professional Ethics in Engineering	U18EC702C: Microwave
U16UE/U1D: Kural Technology and Community	U18EC702M: MOOC COI
Development	

Systems with RTOS and Applications e and Optical Fiber Communication ice and Applications II/MOOC-III: urse

: 26 : 19 Credits

Student Contact Hours / Week (periods/week)

Total Credits (C)

U18EC703A: Electronic System Design and Professional Elective-IV / MOOC-IV:

Manufacturing

U18EC703C: Digital Image Processing U18EC703B: VLSI Physical Design

U18EC703M: MOOC course

Assoc. Profess or E. Suresh,

Smt. A. Vijaya,

Assoc. Professor

Assoc. Professor

1001 Dr. M.Raju,

Dr.V.Venkateshwar Reddy, MASICAL

Assoc. Professor

Vecasy.

Principal

Dr. G. Raghotham Reddy, Professor

Assoc. Professor S.P.Girija,

Prof. K. Ashoka Reddy,

Head, Chairperson-BoS in ECE Dr.B.RamaDevi, Professor & Donner



KAKATIYA INSTITUTE OF TECHNOLOGY & SCIENCE:: WARANGAL - 15 (An Autonomous Institute under Kakatiya University, Warangal)

SCHEME OF INSTRUCTION & EVALUATION VIII SEMESTER OF 4-YEAR B.TECH DEGREE PROGRAM

[3Th+0P+0MC]

	on Scheme	on Scheme	on Scheme Total ESE Total	on Scheme ESE Total Marks 0 0	on Scheme ESE Total Marks 0 60 100	on Scheme ESE Total Marks 0 60 100 0 60 100	On Scheme tal ESE Total tal 60 100 0 60 100 0 60 100 0 60 100 0 60 100 0 60 100
Evaluation Scheme	TI.	CIE	TA MSE Total	MSE 30	30 30 30	30 30 30	30 30 30 30 30 30 30 30 30 30 30 30 30 3
Cradite	cientis			6			
Hours per week	Q	-		,	1 1	1 1 1	14
week	F	-		1	1 1		
5	-	1		8	6 6	w w w	60 60 1
Course Title				Professional Elective - V / MOOC-V	Professional Elective - V / MOOC-V Professional Elective - VI / MOOC-VI	Professional Elective - V / MOOC-V Professional Elective - VI / MOOC-VI Open Elective - IV / MOOC-VII	Professional Elective - V / MOOC-V Professional Elective - VI / MOOC-VI Open Elective - IV / MOOC-VII Major Project - Phase - II
ry Course Code				U18EC801 Profes			
SI. No Category)			PE	1 PE 2 PE	PE PE OE	PE PE OE PROJ

[L= Lecture, T = Tutorials, P = Practicals & C = Credits

Professional Elective-V / MOOC-V: U18EC801A: Cognitive Radio Networks U18EC801B: FPGA-Based System Design U18EC801C: Radar and Satellite Communication U18EC801M: MOOC course

Professional Elective-VI/MOOC-VI:
U18EC802A: Cellular and Mobile Communication
System
U18EC802B: MEMs and NEMs
U18EC802C: Digital Speech Processing U18EC802M:
MOOC course

Open Elective-IV /MOOC-VII:
U18OE803A: Operations Research
U18OE803B: Management Information Systems
U18OE803C: Entrepreneurship Development
U18OE803D: Forex and Foreign Trade
U18OE803M: MOOC course

Student Contact Hours / Week (periods/week) Total Credits (C)

26 19 Credits

Moresale

Dr.V.Venkateshwar Reddy, Assoc. Professor

S.P.Girija, Assoc. Professor

Dr. M.Raju,

Assoc. Professor

Dr. G. Raghotham Reddy, Professor

Smt. A. Vijaya,

Assoc. Professor

Prof. K. Ashoka Reddy,

E. Suresh,

Dr.B.RamaDevi, Professor & Head, Chairperson-BoS in ECE



DEPARTMENT OF ELECTRONICS & COMMUNICATION ENGINEERING KAKATIYA INSTITUTE OF TECHNOLOGY & SCIENCE:: WARANGAL - 15 (An Autonomous Institute under Kakatiya University, Warangal)

SEMESTER WISE CREDITS DISTRIBUTION

No. of Credits Contact hours 21 29 22 29 21 25 22 27 19 25 22 27 17 26 17 24 16 23 160 208	MI CO TO	
	No. of Credits	Contact hours
	21	20
	22	200
	21	25
	22	27.6
	19	76
	22	20
	17	07
	16	73
	160	208

Dr.V.Venkateshwar Reddy, Assoc. Professor

S.P.Girija, Assoc. Professor

Smt. A. Vijaya, Assoc. Professor

> Dr. M.Raju, Assoc. Professor

Prof. K. Ashoka Reddy,

Dr. G. Raghotham Reddy, Professor

Principal

E. Suresh,

E. Suresh,
Assoc. Profess or

Dr.B.RamaDevi, Professor & Head, Chairperson-BoS in ECE



DEPARTMENT OF ELECTRONICS & COMMUNICATION ENGINEERING KAKATIYA INSTITUTE OF TECHNOLOGY & SCIENCE: WARANGAL-15

(An Autonomous Institute under Kakatiya University, Warangal)

SEMESTER Vs COURSE CATEGORY WEIGHTAGE

(in terms of Total No. of Courses / Total No. Credits)

I 3/9			TO TO TO THE	THE PARTY OF THE P	Contract of the second	S I COLLEGE	toons mind	100
I 3/9	ESC	HSMC	PCC	OF	C PCC OF DE DOOT 3.50	DOG	inegory wi	
1 3/9	1/10		22.4	OF	LE	rkoj	MC	TOTAL
11 3/0	4/17	1	1	1		1	2/0	9/21
0/2	5/10	1/3				1	1/0	10/00
III 1/4	1/2	1/1	4/10	2//			7/0	77/07
		7/2	T/ TO	£/7		1	1	9/21
IV -	1	1/1	7/17	1/4		1	2/0	11/22
- A			7/15		1/3	1/1	1/0	11/10
VI	1/3						0 /+	10/13
- 41	C/1	2/4	5/11	1	1/3	1/1	1	10/22
- IIA	1	1	3/5	1/3	2/6	1/3	1/0	77/01
VIII				,	o li	,	7/0	8/1/
- ""	*	1	ı	1/3	2/6	1/7	1	4/16
Total 7/22	11/27	6/5	26/58	5/14	81/9	4/12	0/4	07 /-
% Weightage of 13.75 %	16.87 %	5 605 %	36.25 %	0 75 0	14 05 0/	i i	2/2	74,160
Course Category (22/160)	(27/160)	(9/160)	(58/160)	(14/160)	% 67.11	% 5.7	%0	100 %
4 5	1	(00-1-1-1	(001 /00)	(001/11)	(not /or)	(17/ 100)		(160/160)

UHV- II course to be offered in V semester as Mandatory course (MC) with zero credits (Not as HSMC course with 3 credits as suggested by AICTE



Assoc. Professor S.P.Girija,

Smt. A. Vijaya, Assoc. Professor

Dr. M.Raju,

Assoc. Professor

Prof. K. Ashoka Reddy, Assoc. Professor NASSY.

Principal

Dr. G. Raghotham Reddy, Professor

E. Suresh,

Dewilord Assoc. Profess or

Head, Chairperson-BoS in ECE Dr.B.RamaDevi, Professor &